Presentation 2000/4/26
Free-Space Optical Interconnection Module for Hierarchical Parallel Processing
Makoto Naruse, Haruyoshi Toyoda, Yuji Kobayashi, Masatoshi Ishikawa,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Optoelectronic VLSI (OE-VLSI) and optical interconnects enhances the physical layer capability of computing systems, by which massively parallel processing could be made that exploits the densely parallel optical data paths. This paper describes the character of free-space optical interconnection module as an application to hierarchical parallel processing systems, as well as the implementation of the module using spatial light modulator (SLM) or fiber optic plate (FOP) technologies.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) optical interconnection / parallel processing system / spatial light modulator
Paper # EMD2000-3
Date of Issue

Conference Information
Committee EMD
Conference Date 2000/4/26(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Electromechanical Devices (EMD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Free-Space Optical Interconnection Module for Hierarchical Parallel Processing
Sub Title (in English)
Keyword(1) optical interconnection
Keyword(2) parallel processing system
Keyword(3) spatial light modulator
1st Author's Name Makoto Naruse
1st Author's Affiliation Department of Mathematical Engineering and Information Physics, Graduate School of Engineering, University of Tokyo()
2nd Author's Name Haruyoshi Toyoda
2nd Author's Affiliation Central Research Laboratory
3rd Author's Name Yuji Kobayashi
3rd Author's Affiliation Central Research Laboratory
4th Author's Name Masatoshi Ishikawa
4th Author's Affiliation Department of Mathematical Engineering and Information Physics, Graduate School of Engineering, University of Tokyo
Date 2000/4/26
Paper # EMD2000-3
Volume (vol) vol.100
Number (no) 23
Page pp.pp.-
#Pages 5
Date of Issue