| Presentation | 2002/9/20 A 0.13μm CMOS 5-Gb/s 10-meter 28AWG cable transceiver with no-feedback-loop continuous-time post-equalizer Yoshiharu KUDOH, Muneo FUKAISHI, Masayuki MIZUNO, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | Enhanced with LSI technology scaling, the frequency-dependent attenuation of the transmission lines between chips, PCBs, etc, becomes the obstacle to improve the system performance. Because, large frequency-dependent attenuation gives poor eye-opening and high bit-error rate in data transmission. This paper presents a 5-Gb/s 10-meter 28AWG cable transceiver by using 0.13-μm CMOS technologies. In this transceiver, a continuous-time post-equalizer with recently developed no-feedback-loop high-speed analog amplifiers can handle up to 9 dB of frequency-dependent attenuation in cables, and an 18-dB improvement in the attenuation (27 dB in total) can also be achieved by using the pre- and post-equalization techniques in combination. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | ISI / Pre-emphasis / Post-equalization / Amplifier |
| Paper # | ICD2002-102 |
| Date of Issue |
| Conference Information | |
| Committee | ICD |
|---|---|
| Conference Date | 2002/9/20(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Integrated Circuits and Devices (ICD) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | A 0.13μm CMOS 5-Gb/s 10-meter 28AWG cable transceiver with no-feedback-loop continuous-time post-equalizer |
| Sub Title (in English) | |
| Keyword(1) | ISI |
| Keyword(2) | Pre-emphasis |
| Keyword(3) | Post-equalization |
| Keyword(4) | Amplifier |
| 1st Author's Name | Yoshiharu KUDOH |
| 1st Author's Affiliation | Silicon systems research lab, NEC Corporation() |
| 2nd Author's Name | Muneo FUKAISHI |
| 2nd Author's Affiliation | Silicon systems research lab, NEC Corporation |
| 3rd Author's Name | Masayuki MIZUNO |
| 3rd Author's Affiliation | Silicon systems research lab, NEC Corporation |
| Date | 2002/9/20 |
| Paper # | ICD2002-102 |
| Volume (vol) | vol.102 |
| Number (no) | 340 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |