| Presentation | 2002/2/28 An Efficient Exploration Scheme for Datapath Width Optimization of Embedded Processor Systems MohammadMesbah UDDIN, Yun CAO, Hiroto YASUURA, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | Datapath width optimization is very effective for designing a custom-made processor system with low cost and less power/energy consumption. However, to determine an optimal value of datapath width, designers need to iteratively work on a number of customizations which results in a long design time. In order to reduce design time, we propose an efficient scheme for reducing the design exploration space for the optimization. Through a single-pass simulation for a reference customization and a model for estimating and evaluating performance, reduction in design exploration space can be achieved. Experimental results show that a substantial reduction in design exploration space is possible. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Embedded processor system / Datapath width optimization / Soft-core processor / Retargetable compiler / Low/high level simulation / Design methodology for VLSI systems |
| Paper # | ICD2001-224 |
| Date of Issue |
| Conference Information | |
| Committee | ICD |
|---|---|
| Conference Date | 2002/2/28(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Integrated Circuits and Devices (ICD) |
|---|---|
| Language | ENG |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | An Efficient Exploration Scheme for Datapath Width Optimization of Embedded Processor Systems |
| Sub Title (in English) | |
| Keyword(1) | Embedded processor system |
| Keyword(2) | Datapath width optimization |
| Keyword(3) | Soft-core processor |
| Keyword(4) | Retargetable compiler |
| Keyword(5) | Low/high level simulation |
| Keyword(6) | Design methodology for VLSI systems |
| 1st Author's Name | MohammadMesbah UDDIN |
| 1st Author's Affiliation | Department of Computer Science and Communication Engineering Graduate School of Information Science and Electrical Engineering Kyushu University() |
| 2nd Author's Name | Yun CAO |
| 2nd Author's Affiliation | Department of Computer Science and Communication Engineering Graduate School of Information Science and Electrical Engineering Kyushu University |
| 3rd Author's Name | Hiroto YASUURA |
| 3rd Author's Affiliation | Department of Computer Science and Communication Engineering Graduate School of Information Science and Electrical Engineering Kyushu University |
| Date | 2002/2/28 |
| Paper # | ICD2001-224 |
| Volume (vol) | vol.101 |
| Number (no) | 696 |
| Page | pp.pp.- |
| #Pages | 8 |
| Date of Issue | |