Presentation 2002/2/28
A Code Compression Technique for Chip Area Minimization
Atsushi MONZEN, Takanori OKUMA, Hiroto YASUURA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) In this report, we propose an object-code compression technique for instruction ROMs in embedded systems. The Byte Pair Encoding ,which is a kind of dictionary compression methods, has a very simple encoding/decoding scheme and can be decoded in any positions. We surmmarize necessities of compressing ROMs and extend the Byte Pair Encoding to encode/decode more effectively. We demonstrate the code compression for actual programs by the Byte Pair Encoding on the reduction of ROM area.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Embedded System / Code Compression / ROM Area Minimization
Paper # ICD2001-223
Date of Issue

Conference Information
Committee ICD
Conference Date 2002/2/28(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Integrated Circuits and Devices (ICD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A Code Compression Technique for Chip Area Minimization
Sub Title (in English)
Keyword(1) Embedded System
Keyword(2) Code Compression
Keyword(3) ROM Area Minimization
1st Author's Name Atsushi MONZEN
1st Author's Affiliation Department of Computer Science and Communication Engineering, Kyushu University()
2nd Author's Name Takanori OKUMA
2nd Author's Affiliation Department of Computer Science and Communication Engineering, Kyushu University
3rd Author's Name Hiroto YASUURA
3rd Author's Affiliation Department of Computer Science and Communication Engineering, Kyushu University
Date 2002/2/28
Paper # ICD2001-223
Volume (vol) vol.101
Number (no) 696
Page pp.pp.-
#Pages 5
Date of Issue