| Presentation | 2001/3/2 Assignment-Driven Pipeline Scheduling and Its Application to Data-Path Synthesis Toshiyuki Yorozuya, Koji Ohashi, Mineo Kaneko, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | In deep submicron era, the signal transmission delay becomes a dominant factor for deciding the total computation time. It is indispensable to develop data-path synthesis methods which can respect the connectivity or floorplan optimality throughout the process. In this paper, we study pipeline scheduling problems under given operation to FU and data to register assignments, which is one of the key tasks in data-path synthesis based on the assignment solution space exploration. We show an approach using a precedence constraint graph with parametric disjunctive arcs generated from the specified assignment information, and derive an efficient scheduling method using branch-and-bound exploration of the parameter space. As an application of the proposed scheduling method, it is incorporated with SA based exploration of assignment solution space, and data-paths of the 5th order elliptic wave filter are successfully synthesized. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Resource assignment / Pipeline Scheduling / precedence constraint graph / disjunctive arc |
| Paper # | VLD2000-141,ICD2000-217 |
| Date of Issue |
| Conference Information | |
| Committee | ICD |
|---|---|
| Conference Date | 2001/3/2(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Integrated Circuits and Devices (ICD) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Assignment-Driven Pipeline Scheduling and Its Application to Data-Path Synthesis |
| Sub Title (in English) | |
| Keyword(1) | Resource assignment |
| Keyword(2) | Pipeline Scheduling |
| Keyword(3) | precedence constraint graph |
| Keyword(4) | disjunctive arc |
| 1st Author's Name | Toshiyuki Yorozuya |
| 1st Author's Affiliation | Japan Advanced Institute of Science and Technology() |
| 2nd Author's Name | Koji Ohashi |
| 2nd Author's Affiliation | Japan Advanced Institute of Science and Technology |
| 3rd Author's Name | Mineo Kaneko |
| 3rd Author's Affiliation | Japan Advanced Institute of Science and Technology |
| Date | 2001/3/2 |
| Paper # | VLD2000-141,ICD2000-217 |
| Volume (vol) | vol.100 |
| Number (no) | 648 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |