| Presentation | 2000/1/21 A HIGH EFFICIENCY AND LOW DISTORTION GAAS POWER MMIC DESIGN IN THE WIDE LOAD IMPEDANCE RANGE BY EXTENDED USE OF LOAD-PULL METHOD Kaoru ISHIDA, Hikaru IKEDA, Hiroaki KOSUGI, Masaaki NISHIJIMA, Tomoki UWANO, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | The conventional load-pull method is commonly used for a power amplifier design. However, this method is only available in the limited condition of a fixed 50Ω load. In this paper, a new technique for a high efficiency and low distortion power amplifier design in wide range of load impedances is proposed. Two load-maps of output matching of FETs to determine the optimum output matching condition are required in this method in contrast with the conventional method. This manner can be applied at arbitrary output powers under the conditions of arbitrary load VSWRs. For the examination of validity of this method, a two-stage power amplifier for PHS is designed. It is fabricated into a GaAs power MMIC whose chip size is 1mm×1.5mm. As a result, high power added efficiency of 33% and low adjacent channel leakage powers of-55dBc within load VSWR≦3 is achieved as designed. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Microwave power amplifier / GaAs FET / Load-pull / PHS / Low distortion amplifier |
| Paper # | ED99-289,MW99-213,ICD99-264 |
| Date of Issue |
| Conference Information | |
| Committee | ICD |
|---|---|
| Conference Date | 2000/1/21(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Integrated Circuits and Devices (ICD) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | A HIGH EFFICIENCY AND LOW DISTORTION GAAS POWER MMIC DESIGN IN THE WIDE LOAD IMPEDANCE RANGE BY EXTENDED USE OF LOAD-PULL METHOD |
| Sub Title (in English) | |
| Keyword(1) | Microwave power amplifier |
| Keyword(2) | GaAs FET |
| Keyword(3) | Load-pull |
| Keyword(4) | PHS |
| Keyword(5) | Low distortion amplifier |
| 1st Author's Name | Kaoru ISHIDA |
| 1st Author's Affiliation | Matushita Elec.Ind.Co.() |
| 2nd Author's Name | Hikaru IKEDA |
| 2nd Author's Affiliation | Matushita Comm.Ind.Co. |
| 3rd Author's Name | Hiroaki KOSUGI |
| 3rd Author's Affiliation | Matushita Elec.Ind.Co. |
| 4th Author's Name | Masaaki NISHIJIMA |
| 4th Author's Affiliation | Matushita Electronics Corp. |
| 5th Author's Name | Tomoki UWANO |
| 5th Author's Affiliation | Matushita Elec.Ind.Co. |
| Date | 2000/1/21 |
| Paper # | ED99-289,MW99-213,ICD99-264 |
| Volume (vol) | vol.99 |
| Number (no) | 561 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |