Presentation 2000/1/19
A High Sensitivity 10Gb/s DCFL Limiting Amplifier
H. Murayama, H. Yamada, M. Tsunotani, T. Ichioka, T. Kimura,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) This paper describes the successful operation of limiting amplifier IC by using the digital circuit of DCFL (Direct Coupled FET Logic). To achieve a high sensitivity and wide dynamic range, A new configuration was developed. The evaluation results are the sensitivity of 10mVpp, the wide dynamic range of 40dB at 10Gb / s and 210mW power of dissipation.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) GaAs / DCFL / limiting amplifier
Paper # ED99-263,MW99-187,ICD99-238
Date of Issue

Conference Information
Committee ICD
Conference Date 2000/1/19(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Integrated Circuits and Devices (ICD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A High Sensitivity 10Gb/s DCFL Limiting Amplifier
Sub Title (in English)
Keyword(1) GaAs
Keyword(2) DCFL
Keyword(3) limiting amplifier
1st Author's Name H. Murayama
1st Author's Affiliation Oki Electric Industry Co., Ltd.()
2nd Author's Name H. Yamada
2nd Author's Affiliation Oki Electric Industry Co., Ltd.
3rd Author's Name M. Tsunotani
3rd Author's Affiliation Oki Electric Industry Co., Ltd.
4th Author's Name T. Ichioka
4th Author's Affiliation Oki Electric Industry Co., Ltd.
5th Author's Name T. Kimura
5th Author's Affiliation Oki Electric Indiustry Co., Ltd.
Date 2000/1/19
Paper # ED99-263,MW99-187,ICD99-238
Volume (vol) vol.99
Number (no) 559
Page pp.pp.-
#Pages 6
Date of Issue