| Presentation | 1994/11/24 The development of test simulation for efficient test engineering Naoyuki Shinonaga, Katsuya Furue, Yoshinori Deguchi, Katsunori Horie, Yuuji Matsui, Ryouichi Takagi, Tetsuo Tada, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | More noise which depends on the test enviroment,causes more test troubles due to higer speed,higher pin count,finer pitch LSI.And checking of the test engineering development takes more time,the designing of LSI will be delayed.So we propose test simulation method(test system simulation which consists of a chip,a package,a socket,a board and a tester).This method is effective on the test design(fixture design and test circuit design)for checking test accurately and solving test problems in advance.It is difficult to get accurate simulation model,but the simulation accuracy compared to the measurement is within 10% on using sectioned socket modeling by the transmission line simulator. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Test simulation / Simulation model / Transmission line simulator / Sectioned socket modeling |
| Paper # | ICD94-141 |
| Date of Issue |
| Conference Information | |
| Committee | ICD |
|---|---|
| Conference Date | 1994/11/24(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Integrated Circuits and Devices (ICD) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | The development of test simulation for efficient test engineering |
| Sub Title (in English) | |
| Keyword(1) | Test simulation |
| Keyword(2) | Simulation model |
| Keyword(3) | Transmission line simulator |
| Keyword(4) | Sectioned socket modeling |
| 1st Author's Name | Naoyuki Shinonaga |
| 1st Author's Affiliation | Kita-Itami Works,Mitsubishi Electric Corp.() |
| 2nd Author's Name | Katsuya Furue |
| 2nd Author's Affiliation | Kita-Itami Works,Mitsubishi Electric Corp. |
| 3rd Author's Name | Yoshinori Deguchi |
| 3rd Author's Affiliation | Kita-Itami Works,Mitsubishi Electric Corp. |
| 4th Author's Name | Katsunori Horie |
| 4th Author's Affiliation | Kita-Itami Works,Mitsubishi Electric Corp. |
| 5th Author's Name | Yuuji Matsui |
| 5th Author's Affiliation | Kita-Itami Works,Mitsubishi Electric Corp. |
| 6th Author's Name | Ryouichi Takagi |
| 6th Author's Affiliation | System LSI Laboratory,Mitsubishi Electric Corp. |
| 7th Author's Name | Tetsuo Tada |
| 7th Author's Affiliation | System LSI Laboratory,Mitsubishi Electric Corp. |
| Date | 1994/11/24 |
| Paper # | ICD94-141 |
| Volume (vol) | vol.94 |
| Number (no) | 360 |
| Page | pp.pp.- |
| #Pages | 8 |
| Date of Issue | |