Presentation 1994/10/21
Reconfigurable Parallel VLSI Processor and Its Application to Intelligent Robot Control
Yoshichika Fujioka, Michitaka Kameyama, Nobuhiro Tomabechi,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) In the sensor feedback control of intelligent robots,the delay time must be reduced for a large number of matrix, vector operations.To reduce the delay time for matrix/vector operations, the architecture of the reconfigurable parallel VLSI processor is proposed.In each processor element(PE),a switch circuit is used to change the connection between the multipliers and adders,so that the matrix/vector arithmetic circuits can be reconfigured.Since the data transfer is performed by the direct connection between the multipliers and adders,the overhead in data transfer is reduced.The performance evaluation based on 0.8 μm CMOS design rul e shows that the delay time for inverse dynamics computation of a six-degrees-of-freedom manipulator becomes about 4 times faster than that of a parallel processor approach using conventional digital signal processors(DSPs).
Keyword(in Japanese) (See Japanese page)
Keyword(in English) small delay time / intelligent robot system / multi-operand multiply-addition / matrix/ector operation / reconfiguration
Paper # ICD94-133,DSP94-89
Date of Issue

Conference Information
Committee ICD
Conference Date 1994/10/21(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Integrated Circuits and Devices (ICD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Reconfigurable Parallel VLSI Processor and Its Application to Intelligent Robot Control
Sub Title (in English)
Keyword(1) small delay time
Keyword(2) intelligent robot system
Keyword(3) multi-operand multiply-addition
Keyword(4) matrix/ector operation
Keyword(5) reconfiguration
1st Author's Name Yoshichika Fujioka
1st Author's Affiliation Graduate School of Information Sciences,Tohoku University()
2nd Author's Name Michitaka Kameyama
2nd Author's Affiliation Graduate School of Information Sciences,Tohoku University
3rd Author's Name Nobuhiro Tomabechi
3rd Author's Affiliation Department of Electrical Engineering,Hachinohe Institute of Technology
Date 1994/10/21
Paper # ICD94-133,DSP94-89
Volume (vol) vol.94
Number (no) 288
Page pp.pp.-
#Pages 8
Date of Issue