Presentation 1998/10/15
A Video Processor Architecture for Size-Free Morphology Operations
Hiroaki Ishii, Hiroshi Okawa, Hironori Yamauchi,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) This paper proposes a new video processor architecture intending for real-time complex morphology processing which include gray-scale processing, and size-free filterings. A SIMD execution unit of parallel arithmetic operations and a CAM(Content associated Memory)unit of highly parallel Min/Max operations, both are comprised in a server processor, cooperate with each other and the server processor attains high efficient video processings including the morphology operations. A new unit for matching an on-around processing of the image to the regularized CAM operations are also took in the server processor. The real time performance is certificated with through its instruction level simulator.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Grey Scale Morphology / Video Processing / Server Processing / CAM / SIMD Execution Unit
Paper # DSP98-99,ICD98-186,CPSY98-101
Date of Issue

Conference Information
Committee ICD
Conference Date 1998/10/15(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Integrated Circuits and Devices (ICD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A Video Processor Architecture for Size-Free Morphology Operations
Sub Title (in English)
Keyword(1) Grey Scale Morphology
Keyword(2) Video Processing
Keyword(3) Server Processing
Keyword(4) CAM
Keyword(5) SIMD Execution Unit
1st Author's Name Hiroaki Ishii
1st Author's Affiliation Department of Electrical Engineering, Ritsumeikan University()
2nd Author's Name Hiroshi Okawa
2nd Author's Affiliation Department of Electrical Engineering, Ritsumeikan University
3rd Author's Name Hironori Yamauchi
3rd Author's Affiliation Department of Electrical Engineering, Ritsumeikan University
Date 1998/10/15
Paper # DSP98-99,ICD98-186,CPSY98-101
Volume (vol) vol.98
Number (no) 320
Page pp.pp.-
#Pages 8
Date of Issue