| Presentation | 1998/4/23 Compilers for Embedded System Nobuyuki Hikichi, Norimasa Ohtsuki, Yoshinori Takeuchi, Masaharu Imai, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | As a result of rapidly progressing VLSI technologies, it has become possible to implement such a system on chip as ASIP (Application Specific Integrated Processor), which is composed of CPU cores, memories and peripherals. However, the lager the design size becomes, the more design time and effort are required and ti becomes more difficult to optimize a whole ASIP system. On a system level optimization, compiler technologies can be used not only to generate an optimized object code for the CPU core but also to estimate the performance of the system. In this paper, compiler technologies for embedded system development are described first. Then the GCC, a retargetable optimizing C compiler, is explained. Next, recent research direction of compilier technique is shown. Finally, the compiler in the PEAS-II, a HW/SW Codesign system for ASIP with VLIW Architecture, is presented as a case study. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Embedded system / Optimizing comiler / VLIW Processor / Hardware Software Codesign |
| Paper # | |
| Date of Issue |
| Conference Information | |
| Committee | ICD |
|---|---|
| Conference Date | 1998/4/23(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Integrated Circuits and Devices (ICD) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Compilers for Embedded System |
| Sub Title (in English) | |
| Keyword(1) | Embedded system |
| Keyword(2) | Optimizing comiler |
| Keyword(3) | VLIW Processor |
| Keyword(4) | Hardware Software Codesign |
| 1st Author's Name | Nobuyuki Hikichi |
| 1st Author's Affiliation | Software Research Associates, Inc.() |
| 2nd Author's Name | Norimasa Ohtsuki |
| 2nd Author's Affiliation | Department of Informatics and Mathematical Science Gradute School of Engineering Science, Osaka University |
| 3rd Author's Name | Yoshinori Takeuchi |
| 3rd Author's Affiliation | Department of Informatics and Mathematical Science Gradute School of Engineering Science, Osaka University |
| 4th Author's Name | Masaharu Imai |
| 4th Author's Affiliation | Department of Informatics and Mathematical Science Gradute School of Engineering Science, Osaka University |
| Date | 1998/4/23 |
| Paper # | |
| Volume (vol) | vol.98 |
| Number (no) | 22 |
| Page | pp.pp.- |
| #Pages | 8 |
| Date of Issue | |