Presentation 1995/8/24
A Chip Set for a Programmable Real-time MPEG2 Video Encoder : A Chip Set : Architecture and Controller LSI
Satoshi Kumaki, Tetsuya Matsumura, Hiroshi Segawa, Yoshinori Matsuura, Atsuo Hanami, Hiroyasu Yamaoka, Robert Streitenberger, Ryouhei Ohkawahara, Yoshihide Ajioka, Atsushi Maeda, Masahiko Yoshimoto, Tadashi Sumi,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) We developed a chip set for a programmable video encoder based on the MPEG2 MP@ML. The chip set consists of a Controller-LSI, a Pixel Processor-LSI and a Motion Estimation-LSI. The chip set combined with SDRAMs supports the entire video layer and realizes the real-time encoding for ITU-R-60l resolution video with glueless logic. This paper describes a chip set architecture for a programmable video encoder based on the MPEG2 MP@ML and architecture of Controller-LSI. The Controller-LSI controls the Pixel Processor-LSI, Motin Estimation-LSI and all of the SDRAMs and manages a total encoding sequence through the all layers.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) MPEG2 / chip set / MP@ML / video quality / Real-Time encoding
Paper #
Date of Issue

Conference Information
Committee ICD
Conference Date 1995/8/24(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Integrated Circuits and Devices (ICD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A Chip Set for a Programmable Real-time MPEG2 Video Encoder : A Chip Set : Architecture and Controller LSI
Sub Title (in English)
Keyword(1) MPEG2
Keyword(2) chip set
Keyword(3) MP@ML
Keyword(4) video quality
Keyword(5) Real-Time encoding
1st Author's Name Satoshi Kumaki
1st Author's Affiliation System LSI Laboratory, Mitsubishi Electric corporation()
2nd Author's Name Tetsuya Matsumura
2nd Author's Affiliation System LSI Laboratory, Mitsubishi Electric corporation
3rd Author's Name Hiroshi Segawa
3rd Author's Affiliation System LSI Laboratory, Mitsubishi Electric corporation
4th Author's Name Yoshinori Matsuura
4th Author's Affiliation System LSI Laboratory, Mitsubishi Electric corporation
5th Author's Name Atsuo Hanami
5th Author's Affiliation System LSI Laboratory, Mitsubishi Electric corporation
6th Author's Name Hiroyasu Yamaoka
6th Author's Affiliation System LSI Laboratory, Mitsubishi Electric corporation
7th Author's Name Robert Streitenberger
7th Author's Affiliation System LSI Laboratory, Mitsubishi Electric corporation
8th Author's Name Ryouhei Ohkawahara
8th Author's Affiliation System LSI Laboratory, Mitsubishi Electric corporation
9th Author's Name Yoshihide Ajioka
9th Author's Affiliation System LSI Laboratory, Mitsubishi Electric corporation
10th Author's Name Atsushi Maeda
10th Author's Affiliation Manufacturing Technology Division, Mitsubishi Electric corporation
11th Author's Name Masahiko Yoshimoto
11th Author's Affiliation System LSI Laboratory, Mitsubishi Electric corporation
12th Author's Name Tadashi Sumi
12th Author's Affiliation System LSI Laboratory, Mitsubishi Electric corporation
Date 1995/8/24
Paper #
Volume (vol) vol.95
Number (no) 217
Page pp.pp.-
#Pages 8
Date of Issue