| Presentation | 1995/5/26 A High-Density CAM Based on Multi-Level Threshold Control and Its Application Takahiro Hanyu, Naoki Kanagawa, Michitaka Kameyama, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | This paper presents a high-density content-addressable memory (CAM) based on multiple-valued logic. In the proposed CAM, various search operations in each cell are performed by a combination of two multiple-valued threshold operations with different thresholds. Since multiple-valued-encoded data corresponds to the threshold voltage of a transistor, each cell circuit can be simply designed using only a single floating-gate MOS transistor. As a result, the cell area of the proposed CAM is reduced to 19% in comparison with that of a conventional binary CAM cell. As a typical example, the proposed CAM is applied to a collision detection VLSI processor for an intelligent vehicle. The performance of the CAM-based VLSI processor is evaluated to be about 2.6 times higher than that of a conventional binary one. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | parallel search operation / multiple-valued logic / threshold operation / floating-gate MOS / collision detection VLSI processor |
| Paper # | |
| Date of Issue |
| Conference Information | |
| Committee | ICD |
|---|---|
| Conference Date | 1995/5/26(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Integrated Circuits and Devices (ICD) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | A High-Density CAM Based on Multi-Level Threshold Control and Its Application |
| Sub Title (in English) | |
| Keyword(1) | parallel search operation |
| Keyword(2) | multiple-valued logic |
| Keyword(3) | threshold operation |
| Keyword(4) | floating-gate MOS |
| Keyword(5) | collision detection VLSI processor |
| 1st Author's Name | Takahiro Hanyu |
| 1st Author's Affiliation | Graduate School of Information Sciences, Tohoku University() |
| 2nd Author's Name | Naoki Kanagawa |
| 2nd Author's Affiliation | Graduate School of Information Sciences, Tohoku University |
| 3rd Author's Name | Michitaka Kameyama |
| 3rd Author's Affiliation | Graduate School of Information Sciences, Tohoku University |
| Date | 1995/5/26 |
| Paper # | |
| Volume (vol) | vol.95 |
| Number (no) | 72 |
| Page | pp.pp.- |
| #Pages | 8 |
| Date of Issue | |