Presentation 1997/10/16
Adaptive Code-Book Encoding for Low Power Chip-Interface
Satoshi Komatsu, Makoto Ikeda, Kunihiro Asada,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) A novel adaptive code-book encoding has been proposed, which is applicable for low power chip-interface. In this method, the bus activity is lowered by transmitting the minimum hamming distance data which are differenced data and codebook. A computer simulation, using Verilog-XL with random data and dependent data, shows that this coding is effective for low power chip-interface.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) VLSI / Chip-Interface / Encoding / Hamming-Distance / Low-Power
Paper # ICD97-150-158
Date of Issue

Conference Information
Committee ICD
Conference Date 1997/10/16(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Integrated Circuits and Devices (ICD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Adaptive Code-Book Encoding for Low Power Chip-Interface
Sub Title (in English)
Keyword(1) VLSI
Keyword(2) Chip-Interface
Keyword(3) Encoding
Keyword(4) Hamming-Distance
Keyword(5) Low-Power
1st Author's Name Satoshi Komatsu
1st Author's Affiliation Department of Electronic Engineering, University of Tokyo()
2nd Author's Name Makoto Ikeda
2nd Author's Affiliation Department of Electronic Engineering, University of Tokyo
3rd Author's Name Kunihiro Asada
3rd Author's Affiliation Department of Electronic Engineering, University of Tokyo
Date 1997/10/16
Paper # ICD97-150-158
Volume (vol) vol.97
Number (no) 318
Page pp.pp.-
#Pages 6
Date of Issue