| Presentation | 1997/6/20 Active Body-Bias SOI-CMOS Driver Circuits Yoshiki WADA, Kimio UEDA, Takanori Hirota, Yuuichi HIRANO, Koichiro MASHIKO, Hisanori HAMANO, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | Active body-bias SOI-CMOS driver ciruits are proposed. The proposed circuits show a large speed Advantage over bulk circuits even at large load capacitances, where conventional SOI circuits show a small speed advantage. At the supply voltage above the p-n built-in potential, the conventional body-bias controlled circuits consume a large power due to the parasitic bipolar transistor action. In the proposed circuit, since the range of variation in the body voltage is suppressed below the built-in potential, the problem of the bipolar transistor action is canceled. The circuit simulations indicated that the proposed circuit operates 27% faster than the conventional SOI circuit and 40% faster than the bulk circuit at 1.0V, 60pF, and l00MHz. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | SOI device / Driver ciucuit / Body bias / Substrate-bias effect |
| Paper # | ED97-55 |
| Date of Issue |
| Conference Information | |
| Committee | ICD |
|---|---|
| Conference Date | 1997/6/20(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Integrated Circuits and Devices (ICD) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Active Body-Bias SOI-CMOS Driver Circuits |
| Sub Title (in English) | |
| Keyword(1) | SOI device |
| Keyword(2) | Driver ciucuit |
| Keyword(3) | Body bias |
| Keyword(4) | Substrate-bias effect |
| 1st Author's Name | Yoshiki WADA |
| 1st Author's Affiliation | System LSI Laboratory, Mitsubishi Electric Corp.() |
| 2nd Author's Name | Kimio UEDA |
| 2nd Author's Affiliation | System LSI Laboratory, Mitsubishi Electric Corp. |
| 3rd Author's Name | Takanori Hirota |
| 3rd Author's Affiliation | System LSI Laboratory, Mitsubishi Electric Corp. |
| 4th Author's Name | Yuuichi HIRANO |
| 4th Author's Affiliation | ULSI Laboratory, Mitsubishi Electric Corp. |
| 5th Author's Name | Koichiro MASHIKO |
| 5th Author's Affiliation | System LSI Laboratory, Mitsubishi Electric Corp. |
| 6th Author's Name | Hisanori HAMANO |
| 6th Author's Affiliation | System LSI Laboratory, Mitsubishi Electric Corp. |
| Date | 1997/6/20 |
| Paper # | ED97-55 |
| Volume (vol) | vol.97 |
| Number (no) | 111 |
| Page | pp.pp.- |
| #Pages | 7 |
| Date of Issue | |