Presentation 1997/6/19
A Lean Power Management Technique : The lowest power consumption for the given operating speed of LSIs
Hiroyuki NAKAHIRA, Shiro SAKIYAMA, Masaru FUKUDA, Akira YAMAMOTO, Masayoshi KINOSHITA, Keiichi KUSUMOTO, Akira MATSUZAWA, Hiroo YAMAMOTO, Yasuyuki MATSUYA, Shin'ichiro MUTOH, Yutaka NISHINO, Tetsuma SAKURAI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) A lean power management technique which can realize the lowest power consumption of LSIs at the given operating speed is described in this paper. Through having a 3V single power supply, a DSP core always operates at a minimum voltage satisfying the required operating speed by incorporating a newly developed power management unit (including a variable delay module, an internal voltage detector, a DC/DC converter, and level shifters). Moreover, a low voltage, a high speed operation and a low standby current are realized by multi-threshold-voltage CMOS (MTCMOS) technology. As a result, the DSP core has been designed successfully to attain 20MHz operation at 1.2V internal voltage with a power consumption of 12mW that is 1/5 of the conventional's.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) lowest Power consumption / lean power management technique / MTCMOS
Paper # ED97-48
Date of Issue

Conference Information
Committee ICD
Conference Date 1997/6/19(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Integrated Circuits and Devices (ICD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A Lean Power Management Technique : The lowest power consumption for the given operating speed of LSIs
Sub Title (in English)
Keyword(1) lowest Power consumption
Keyword(2) lean power management technique
Keyword(3) MTCMOS
1st Author's Name Hiroyuki NAKAHIRA
1st Author's Affiliation Matsushita Electric Industrial Co., Ltd.()
2nd Author's Name Shiro SAKIYAMA
2nd Author's Affiliation Matsushita Electric Industrial Co., Ltd.
3rd Author's Name Masaru FUKUDA
3rd Author's Affiliation Matsushita Electric Industrial Co., Ltd.
4th Author's Name Akira YAMAMOTO
4th Author's Affiliation Matsushita Electric Industrial Co., Ltd.
5th Author's Name Masayoshi KINOSHITA
5th Author's Affiliation Matsushita Electric Industrial Co., Ltd.
6th Author's Name Keiichi KUSUMOTO
6th Author's Affiliation Matsushita Electric Industrial Co., Ltd.
7th Author's Name Akira MATSUZAWA
7th Author's Affiliation Matsushita Electric Industrial Co., Ltd.
8th Author's Name Hiroo YAMAMOTO
8th Author's Affiliation Matsushita Electric Industrial Co., Ltd.
9th Author's Name Yasuyuki MATSUYA
9th Author's Affiliation NTT System Electronics Lab.
10th Author's Name Shin'ichiro MUTOH
10th Author's Affiliation NTT System Electronics Lab.
11th Author's Name Yutaka NISHINO
11th Author's Affiliation NTT Human Interface Lab.
12th Author's Name Tetsuma SAKURAI
12th Author's Affiliation NTT Human Interface Lab.
Date 1997/6/19
Paper # ED97-48
Volume (vol) vol.97
Number (no) 110
Page pp.pp.-
#Pages 8
Date of Issue