Presentation 2001/11/9
「Ghz Clock Distribution Circuit in Si ULSI」 : Comparison of distributed RC line and transmission line
Hou Wan CHAN, Tomohito TSUSHIMA, Yoshiato YOKOYAMA, Kazuya MASU,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) According to conventional circuit theory, transmission lines should be used when transmitting GHz clock signals on cm-order long global interconnect in a LSI. However until now, such long interconnects have been broken up into smaller lengths using CMOS repeaters, so that they can be treated as distributed RC lines instead. Nevertheless, with ever increasing clock frequencies and interconnect lengths, more repeaters will become necessary, and they will result in higher power dissipation and delay times. In this work, we have compared the distributed RC line and the transmission line in terms of power dissipation and delay time using PSpice simulation, and found that transmission lines are more suitable for transmission of GHz signals on cm-order long interconnects.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Clock distribution / global interconnect / distributed RC line / transmission line / differential amplifier circuit
Paper # SDM2001-182
Date of Issue

Conference Information
Committee SDM
Conference Date 2001/11/9(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Silicon Device and Materials (SDM)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) 「Ghz Clock Distribution Circuit in Si ULSI」 : Comparison of distributed RC line and transmission line
Sub Title (in English)
Keyword(1) Clock distribution
Keyword(2) global interconnect
Keyword(3) distributed RC line
Keyword(4) transmission line
Keyword(5) differential amplifier circuit
1st Author's Name Hou Wan CHAN
1st Author's Affiliation Precision and Intellingence Laboratory, Tokyo Institute of Technology()
2nd Author's Name Tomohito TSUSHIMA
2nd Author's Affiliation Precision and Intellingence Laboratory, Tokyo Institute of Technology
3rd Author's Name Yoshiato YOKOYAMA
3rd Author's Affiliation Precision and Intellingence Laboratory, Tokyo Institute of Technology
4th Author's Name Kazuya MASU
4th Author's Affiliation Precision and Intellingence Laboratory, Tokyo Institute of Technology
Date 2001/11/9
Paper # SDM2001-182
Volume (vol) vol.101
Number (no) 430
Page pp.pp.-
#Pages 5
Date of Issue