| Presentation | 2001/3/16 Hardware Implementation of Pulsed Neuron with GHA learning rule based on ΔΣ modulation Yoshimitsu MURAHASHI, Yuya OOTA, Shinji DOKI, Shigeru OKUMA, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | Pulsed Neuron(PN)can transfer information with only 1-line connection between two neurons. Therefore, PN is effective for hardware implementation from the viewpoint of circuit scale. Then it's important to keep the circuit scale as same as to operate precisely in consideration of parallel computation. Formerly, we proposed a novel Pulsed Neuron model based on △Σ modulation(DSM-PN). DSM-PN consists of simple circuit, and operate multi-input smmantion and weight multiplication precisely. In this article, we discuss 1 bit bipolar type DSM-PN. In addition , we implemented GHA which is learning rule of PCA to demonstrate usefulness of the proposed method. And simulation resuits for GHA is comparable to one by floating-point unit. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | PCA / GHA / △Σ modulation / Pulsed Neuron / Hardware Implementation |
| Paper # | NC2000-177 |
| Date of Issue |
| Conference Information | |
| Committee | NC |
|---|---|
| Conference Date | 2001/3/16(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Neurocomputing (NC) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Hardware Implementation of Pulsed Neuron with GHA learning rule based on ΔΣ modulation |
| Sub Title (in English) | |
| Keyword(1) | PCA |
| Keyword(2) | GHA |
| Keyword(3) | △Σ modulation |
| Keyword(4) | Pulsed Neuron |
| Keyword(5) | Hardware Implementation |
| 1st Author's Name | Yoshimitsu MURAHASHI |
| 1st Author's Affiliation | Dept. of Electrical and Electronic Eng. and Information Eng., School of Eng., Nagoya University() |
| 2nd Author's Name | Yuya OOTA |
| 2nd Author's Affiliation | Dept. of Elctrical Eng., Graduate School of Eng., Nagoya University |
| 3rd Author's Name | Shinji DOKI |
| 3rd Author's Affiliation | Dept. of Electrical and Electronic Eng., Fac. of Eng., Mie University |
| 4th Author's Name | Shigeru OKUMA |
| 4th Author's Affiliation | Dept. of Elctrical Eng., Graduate School of Eng., Nagoya University |
| Date | 2001/3/16 |
| Paper # | NC2000-177 |
| Volume (vol) | vol.100 |
| Number (no) | 688 |
| Page | pp.pp.- |
| #Pages | 8 |
| Date of Issue | |