| Presentation | 2000/12/1 Hadrware Implementation of Pulsed Neuron based on ΔΣmodulator Yuya OOTA, Yoshimitsu MURAHASHI, Shinji DOKI, Shigeru OKUMA, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | Plused Neuron(PN) model is effective for digital implimentation of a large scale network because of 1-line connection between two PNs. In that case, we have to operate pulsed signal in the network. Then it become important problem how to operate pulsed signal precisely without de-modulation. Formerly we proposed a novel Plused Neuron model(DSM-PN)based on ΔΣmodulation which can operate 1 bit digital pulsed signal very precisely. In this article, we applied ΔΣmodulation to the operation of multiplication between an input signal and a weight coefficient for high operational precision. In addition to that, we discuss a hardware construction of the proposed PN model in consideration of hardware implementation and scale of the hardware. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Pulsed Neuron / Pulsed Neural Network / ΔΣmodulation / Hardware Implementation |
| Paper # | NC2000-74 |
| Date of Issue |
| Conference Information | |
| Committee | NC |
|---|---|
| Conference Date | 2000/12/1(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Neurocomputing (NC) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Hadrware Implementation of Pulsed Neuron based on ΔΣmodulator |
| Sub Title (in English) | |
| Keyword(1) | Pulsed Neuron |
| Keyword(2) | Pulsed Neural Network |
| Keyword(3) | ΔΣmodulation |
| Keyword(4) | Hardware Implementation |
| 1st Author's Name | Yuya OOTA |
| 1st Author's Affiliation | Dept. of Electrical Eng., Graduate School of Eng., Nagoya University() |
| 2nd Author's Name | Yoshimitsu MURAHASHI |
| 2nd Author's Affiliation | Dept. of Electrical Eng., Graduate School of Eng., Nagoya University |
| 3rd Author's Name | Shinji DOKI |
| 3rd Author's Affiliation | Dept. of Electrical and Electronics Eng., Fac.of Eng., Mie University |
| 4th Author's Name | Shigeru OKUMA |
| 4th Author's Affiliation | Dept. of Electrical Eng., Graduate School of Eng., Nagoya University |
| Date | 2000/12/1 |
| Paper # | NC2000-74 |
| Volume (vol) | vol.100 |
| Number (no) | 490 |
| Page | pp.pp.- |
| #Pages | 8 |
| Date of Issue | |