Presentation 1996/12/14
Neural Network Processing with General Purpose Parallel Neuro-Computer System
Katsunao Kuwataka, Susumu Kuroyanagi, Akira IWATA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Neural Networks are known as the systems with high ability in charactor recognizing, and in association of patterns. Although it needs much time for learning the systems. Considering thus background, the general purpose parallel neuro-computer system MY-NEUPOWER was produced. The system can manage high speed parallel processing with SIMD. Using exclusive parallel processing language MY-PARAL, we can build various neural networks in it. In this paper, we build a neural network which has 3 layers and Multi Module Neural Network(MMNN). And we appraised the ability of MY-NEUPOWER for these neural networks, and proposed how we should develop the softwares in future.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Parallel Processing / Neural Network / Hardware / Multi Module Neural Network
Paper # NC96-68
Date of Issue

Conference Information
Committee NC
Conference Date 1996/12/14(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Neurocomputing (NC)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Neural Network Processing with General Purpose Parallel Neuro-Computer System
Sub Title (in English)
Keyword(1) Parallel Processing
Keyword(2) Neural Network
Keyword(3) Hardware
Keyword(4) Multi Module Neural Network
1st Author's Name Katsunao Kuwataka
1st Author's Affiliation Department of Electrical and Computer Engineering, Nagoya Institute of Technology()
2nd Author's Name Susumu Kuroyanagi
2nd Author's Affiliation Department of Electrical and Computer Engineering, Nagoya Institute of Technology
3rd Author's Name Akira IWATA
3rd Author's Affiliation Department of Electrical and Computer Engineering, Nagoya Institute of Technology
Date 1996/12/14
Paper # NC96-68
Volume (vol) vol.96
Number (no) 430
Page pp.pp.-
#Pages 8
Date of Issue