Presentation 1998/11/16
An Asynchronous SFQ Logic Circuit
K. Ueda, M. Morisue, Y. Nishikawa, M. Sakamoto, T. Morooka,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Novel SFQ logic circuit for an asynchronous operation is proposed. The principle of the circuits proposed here is based on a binary system, in which the logic of "1" is made to correspond to a positive pulse produced in the SFQ circuit while the logic of "0" is to a negative pulse. By using the binary values represented by positive and negative pulses, high performance logic circuits in asynchronous operation without a handshake process can be realized. In this paper the SFQ logic curcuits such as Exclusive-OR and NOT circuit for an asynchronous operation using a binary vaules of positive and negative pulses are described in detail. In order to verify correct operations of these circuits, computer simulations have been made. Simulation results showed that these logic circuits have achieved reliable operations.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) asynchronous circuit / SFQ / Josephson Junction
Paper # SCE98-34
Date of Issue

Conference Information
Committee SCE
Conference Date 1998/11/16(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Superconductive Electronics (SCE)
Language ENG
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) An Asynchronous SFQ Logic Circuit
Sub Title (in English)
Keyword(1) asynchronous circuit
Keyword(2) SFQ
Keyword(3) Josephson Junction
1st Author's Name K. Ueda
1st Author's Affiliation Faculty of Information sciences, Hiroshima City University()
2nd Author's Name M. Morisue
2nd Author's Affiliation Faculty of Information sciences, Hiroshima City University
3rd Author's Name Y. Nishikawa
3rd Author's Affiliation Faculty of Information sciences, Hiroshima City University
4th Author's Name M. Sakamoto
4th Author's Affiliation Faculty of Information sciences, Hiroshima City University
5th Author's Name T. Morooka
5th Author's Affiliation Seiko Instruments Inc.
Date 1998/11/16
Paper # SCE98-34
Volume (vol) vol.98
Number (no) 399
Page pp.pp.-
#Pages 6
Date of Issue