Presentation 1999/5/27
Evolution of Analog Circuit with Variable Length Chromosomes
Shin Ando, Mitsuru Ishizuka, Hitoshi Iba,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) In our work, we build a GA system based on variable length chromosomes, for the purpose of implement-ing an analog evolvable hardware. The analog hardware, generally, has the weakness of being vulnerable to the environment. In addition, most of the proposed methods to deal with the environmental disturbance are complicated and empirical. In our analog circuit EHW, genetic algorithms alternately repeat the designing process and the manufacturing processes, gradually adapting to the environment, which realizes the robustness to the external disturbance and automated designing. This paper describes our approach to EHW, i.e., using MessyGA chromosomes, dividing the evolution of structure and parameters, and finding the proper structured and sized circuit, in order to acquire an analog EHW which is flexible in structure and modifies itself to the proper size.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) genetic algorithm / evolvable hardware / analog circuit / variable length chromosomes / messyGA
Paper # AI99-4
Date of Issue

Conference Information
Committee AI
Conference Date 1999/5/27(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Artificial Intelligence and Knowledge-Based Processing (AI)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Evolution of Analog Circuit with Variable Length Chromosomes
Sub Title (in English)
Keyword(1) genetic algorithm
Keyword(2) evolvable hardware
Keyword(3) analog circuit
Keyword(4) variable length chromosomes
Keyword(5) messyGA
1st Author's Name Shin Ando
1st Author's Affiliation Courses of Electronics and Information, School of Engineering, University of Tokyo()
2nd Author's Name Mitsuru Ishizuka
2nd Author's Affiliation Courses of Electronics and Information, School of Engineering, University of Tokyo
3rd Author's Name Hitoshi Iba
3rd Author's Affiliation Courses of Electronics and Information, School of Engineering, University of Tokyo
Date 1999/5/27
Paper # AI99-4
Volume (vol) vol.99
Number (no) 95
Page pp.pp.-
#Pages 8
Date of Issue