Presentation 2000/7/12
Simulation Studies on Cell Discard Process for Input-Output-Buffered ATM Switch
Kazumasa MORITA, Tokuhiro KITAMI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) The authors already proposed cell discard process models in ATM switches using an IPP model with 2 states and a Fritchman model with 3 states. The proposed models are introduced taking account of the aggregated performance of cell loss runs and cell loss free runs. In the previous work, we verified the feasibility of these models by traffic simulations in an input-buffered ATM switch [1]. In this paper, we showed that these models could also be applied to an input-output-buffered ATM switch. The results include the performance comparison of cell discard process for each switch type.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Input-buffered ATM switch / Input-output-buffered ATM switch / Cell loss run / Cell loss free run / IPP model
Paper # SSE2000-86,RCS2000-75
Date of Issue

Conference Information
Committee RCS
Conference Date 2000/7/12(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Radio Communication Systems (RCS)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Simulation Studies on Cell Discard Process for Input-Output-Buffered ATM Switch
Sub Title (in English)
Keyword(1) Input-buffered ATM switch
Keyword(2) Input-output-buffered ATM switch
Keyword(3) Cell loss run
Keyword(4) Cell loss free run
Keyword(5) IPP model
1st Author's Name Kazumasa MORITA
1st Author's Affiliation Dept.of Electro.and Commun., Meiji University()
2nd Author's Name Tokuhiro KITAMI
2nd Author's Affiliation Dept.of Electro.and Commun., Meiji University
Date 2000/7/12
Paper # SSE2000-86,RCS2000-75
Volume (vol) vol.100
Number (no) 195
Page pp.pp.-
#Pages 7
Date of Issue