Presentation 2001/5/10
A Study on Strength of Camellia against Higher Order Differential Attack
Takeshi KAWABATA, Yasuhiro OHGAKI, Toshinobu KANEKO,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) The encryption algorithm Camellia is a block cipher proposed by NIT and Mitsubishi. The Higher Order Differential Attack is the attacking method which applies the higher order differentials to the nonlinear function of block cipher on GF(2)^n . We have shown the 1st order differential attack for F2 with appropriately choosing plaintext. In this paper, the technique is expanded to the eighth order differential and it is applied to Camellia without FL and FL^<-1>. For 6-rounds modified Camellia, we can attack with 2^<12> plaintext and 2^<22>F function operation. The experiment shows that the cpu-time for the attack is around 10 minutes by using Pentium III 500MHz. If n-round elimination attack is used, we can attack 10-rounds modified Camellia with less cpu-time than brute force search of the entire key space 2^<256>.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Camellia / higher order differential attack
Paper # ISEC2001-9
Date of Issue

Conference Information
Committee ISEC
Conference Date 2001/5/10(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Information Security (ISEC)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A Study on Strength of Camellia against Higher Order Differential Attack
Sub Title (in English)
Keyword(1) Camellia
Keyword(2) higher order differential attack
1st Author's Name Takeshi KAWABATA
1st Author's Affiliation Department of Electrical Engineering, Science University of TOKYO()
2nd Author's Name Yasuhiro OHGAKI
2nd Author's Affiliation Department of Electrical Engineering, Science University of TOKYO
3rd Author's Name Toshinobu KANEKO
3rd Author's Affiliation Department of Electrical Engineering, Science University of TOKYO
Date 2001/5/10
Paper # ISEC2001-9
Volume (vol) vol.101
Number (no) 47
Page pp.pp.-
#Pages 8
Date of Issue