Presentation 2000/9/22
Implementations of the 128-bit block cipher : Camellia
Kazumaro AOKI, Tetsuya ICHIKAWA, Masayuki KANDA, Mitsuru MATSUI, Shiho MORIAI, Junko NAKAJIMA, Toshio TOKITA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) In this paper, we report the performances in software and hardware implementations of a 128-bit block cipher, Camellia. As for software, we show the techniques in software implementations of Camellia, which are suitable for 8-bit, 32-bit and 64-bit microprocessors, and implement it using combinations with these techniques, respectively. As a result, Camellia has excellent flexibility on any software environments. Moreover, as for hardware, we show the performances in both fast and small implementation. As a result, Camellia achieves high performances, for example 1.2Gb/s at speed and 11Kgate at logic size, respectively.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Camellia / cipher / block cipher / software / hardware
Paper # ISEC2000-73
Date of Issue

Conference Information
Committee ISEC
Conference Date 2000/9/22(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Information Security (ISEC)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Implementations of the 128-bit block cipher : Camellia
Sub Title (in English)
Keyword(1) Camellia
Keyword(2) cipher
Keyword(3) block cipher
Keyword(4) software
Keyword(5) hardware
1st Author's Name Kazumaro AOKI
1st Author's Affiliation Nippon Telegraph and Telephone Corporation Information Sharing Platform Laboratories()
2nd Author's Name Tetsuya ICHIKAWA
2nd Author's Affiliation Mitsubishi Electric Corporation Information Technology R&D Center
3rd Author's Name Masayuki KANDA
3rd Author's Affiliation Nippon Telegraph and Telephone Corporation Information Sharing Platform Laboratories
4th Author's Name Mitsuru MATSUI
4th Author's Affiliation Mitsubishi Electric Corporation Information Technology R&D Center
5th Author's Name Shiho MORIAI
5th Author's Affiliation Nippon Telegraph and Telephone Corporation Information Sharing Platform Laboratories
6th Author's Name Junko NAKAJIMA
6th Author's Affiliation Mitsubishi Electric Corporation Information Technology R&D Center
7th Author's Name Toshio TOKITA
7th Author's Affiliation Mitsubishi Electric Corporation Information Technology R&D Center
Date 2000/9/22
Paper # ISEC2000-73
Volume (vol) vol.100
Number (no) 324
Page pp.pp.-
#Pages 8
Date of Issue