| Presentation | 1994/5/20 A Server-Aided RSA Computation Protocol In Two Rounds Shin-ichi Kawamura, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | This paper investigates the security of a Server-Aided Secure Computation(SASC)protocol for the RSA signature generation.In RSA- SASC protocol the main device,called a client,asks an auxiliary device,called a server,for a part of RSA computation in order to accelerate the processing speed.Recently,it was found that a protocol which reveals no additional knowledge about the secret exponent D turns to be insecure if it is so modified as to allow the client to complain about the computation result to the server. In this paper,to counter such attacks,an idea to run the original protocol in two rounds is applied.The objective of this paper is to investigate the security of the improved protocol.It is shown that improved protocol prevents two categories of attacks among three,completely.As for the last category,though not proven, security is evaluated from various points of view. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Information Security / Server-Aided Computation / RSA cryptosystem / Modular Exponentiation / IC Card |
| Paper # | ISEC94-7 |
| Date of Issue |
| Conference Information | |
| Committee | ISEC |
|---|---|
| Conference Date | 1994/5/20(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Information Security (ISEC) |
|---|---|
| Language | ENG |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | A Server-Aided RSA Computation Protocol In Two Rounds |
| Sub Title (in English) | |
| Keyword(1) | Information Security |
| Keyword(2) | Server-Aided Computation |
| Keyword(3) | RSA cryptosystem |
| Keyword(4) | Modular Exponentiation |
| Keyword(5) | IC Card |
| 1st Author's Name | Shin-ichi Kawamura |
| 1st Author's Affiliation | Toshiba Research and Devalopment Center() |
| Date | 1994/5/20 |
| Paper # | ISEC94-7 |
| Volume (vol) | vol.94 |
| Number (no) | 56 |
| Page | pp.pp.- |
| #Pages | 8 |
| Date of Issue | |