Presentation | 1998/3/18 Performance Evaluation of the Bi-orthogonal Modulation Systems Using Two Kinds of Inner Sequences Kouji OHUCHI, Hiromasa HABUCHI, |
---|---|
PDF Download Page | PDF download Page Link |
Abstract(in Japanese) | (See Japanese page) |
Abstract(in English) | In this paper, the bi-orthogonal modulation system using two kinds of inner sequences is proposed. In this system, the transmitted signal consists of two kinds of inner sequences. The polarity of the inner sequences represents the source data and the arrangement of the inner sequences expresses the framing signal. Therefore, the receiver can establish the synchronization without the loss of the information signal energy. In this paper, the tracking error of the proposed system is investigated. Moreover, the bit error rate(BER)performance considering the tracking error is analyzed. As the result, it is obtained that the BER of the proposed system is better than that of the bi-orthogonal modulation system using the synchronizing spreading sequence. |
Keyword(in Japanese) | (See Japanese page) |
Keyword(in English) | M-ary / SS communication systems / Bi-orthogonal modulation systems / Synchronization system / Inner sequence / Delay lock loop |
Paper # | |
Date of Issue |
Conference Information | |
Committee | ISEC |
---|---|
Conference Date | 1998/3/18(1days) |
Place (in Japanese) | (See Japanese page) |
Place (in English) | |
Topics (in Japanese) | (See Japanese page) |
Topics (in English) | |
Chair | |
Vice Chair | |
Secretary | |
Assistant |
Paper Information | |
Registration To | Information Security (ISEC) |
---|---|
Language | JPN |
Title (in Japanese) | (See Japanese page) |
Sub Title (in Japanese) | (See Japanese page) |
Title (in English) | Performance Evaluation of the Bi-orthogonal Modulation Systems Using Two Kinds of Inner Sequences |
Sub Title (in English) | |
Keyword(1) | M-ary |
Keyword(2) | SS communication systems |
Keyword(3) | Bi-orthogonal modulation systems |
Keyword(4) | Synchronization system |
Keyword(5) | Inner sequence |
Keyword(6) | Delay lock loop |
1st Author's Name | Kouji OHUCHI |
1st Author's Affiliation | Department of Computer and Information Sciences Faculty of Engineering, IBARAKI University() |
2nd Author's Name | Hiromasa HABUCHI |
2nd Author's Affiliation | Department of Computer and Information Sciences Faculty of Engineering, IBARAKI University |
Date | 1998/3/18 |
Paper # | |
Volume (vol) | vol.97 |
Number (no) | 611 |
Page | pp.pp.- |
#Pages | 4 |
Date of Issue |