Presentation	1996/3/15 On Speed up of Input Buffer ATM Switch by Introducing of Parallel Read-Out Hideki Hikita, Chugo Fujihashi, Motohito Takatani,
PDF Download Page	PDF download Page Link
Abstract(in Japanese)	(See Japanese page)
Abstract(in English)	A conventional input buffer ATM switch is known as the system in which the transfer capacity is considerably limited, and is necessary to be given an improvement. In this paper, a parallel read-out is presented as a new approach for the improvement. Using the parallel read-out. It is possible to remove the limitation to the capacity and to meet demanding of speed up for advanced switching system. It is shown that the presented switch has a loss lower than, and a delay almost equivalent to, that of the output buffer type.
Keyword(in Japanese)	(See Japanese page)
Keyword(in English)	input buffer ATM switch / parallel read out / speed up
Paper #	SSE95-189,IN95-133
Date of Issue

Conference Information
Committee	SSE
Conference Date	1996/3/15(1days)
Place (in Japanese)	(See Japanese page)
Place (in English)
Topics (in Japanese)	(See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To	Switching Systems Engineering (SSE)
Language	JPN
Title (in Japanese)	(See Japanese page)
Sub Title (in Japanese)	(See Japanese page)
Title (in English)	On Speed up of Input Buffer ATM Switch by Introducing of Parallel Read-Out
Sub Title (in English)
Keyword(1)	input buffer ATM switch
Keyword(2)	parallel read out
Keyword(3)	speed up
1st Author's Name	Hideki Hikita
1st Author's Affiliation	TOKYO INSTITUTE of POLYTECHNICS Department of Electronic Engineering()
2nd Author's Name	Chugo Fujihashi
2nd Author's Affiliation	TOKYO INSTITUTE of POLYTECHNICS Department of Electronic Engineering
3rd Author's Name	Motohito Takatani
3rd Author's Affiliation	TOKYO INSTITUTE of POLYTECHNICS Department of Electronic Engineering
Date	1996/3/15
Paper #	SSE95-189,IN95-133
Volume (vol)	vol.95
Number (no)	577
Page	pp.pp.-
#Pages	7
Date of Issue