Presentation 2000/7/17
Memory Allocation Method for an Indirest Addressing DSP based on a New Cost Function
Tomoyuki MATSUURA, Nobuhiko SUGINO, Akinori NISHIHARA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) For indirect addressing DSPs, a memory address allocation method based on a new cost function is presented. Although indirect memory access often accompanies overhead codes, careful address allocation of program variables reduces these overhead codes. For indirect addressing DSPs, a memory address allocation method based on a new cost function is presented. Although indirect memory access often accompanies overhead codes, careful address allocation of program variables reduces these overhead codes. The weighting factor is derived according to the components of each construct in the graph. The proposed method is applied to the compiler for μPD77230(NEC), and generated codes for several examples shows its effectiveness.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) DSP compiler / Indirect memory addressing / Address allocation / Access graph
Paper # DSP2000-70,SST2000-29
Date of Issue

Conference Information
Committee SST
Conference Date 2000/7/17(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Spread Spectrum Technology (SST)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Memory Allocation Method for an Indirest Addressing DSP based on a New Cost Function
Sub Title (in English)
Keyword(1) DSP compiler
Keyword(2) Indirect memory addressing
Keyword(3) Address allocation
Keyword(4) Access graph
1st Author's Name Tomoyuki MATSUURA
1st Author's Affiliation Department of Information Processing, Interdisciplinary Graduate School of Science and Engineering, Tokyo Institute of Technology()
2nd Author's Name Nobuhiko SUGINO
2nd Author's Affiliation Department of Information Processing, Interdisciplinary Graduate School of Science and Engineering, Tokyo Institute of Technology
3rd Author's Name Akinori NISHIHARA
3rd Author's Affiliation The Center for Research and Development of Education Technology Tokyo Institute of Technology
Date 2000/7/17
Paper # DSP2000-70,SST2000-29
Volume (vol) vol.100
Number (no) 211
Page pp.pp.-
#Pages 6
Date of Issue