Presentation 1998/10/15
A Study of High Speed Gateway
Ken-ichi Abiru, Yoshitomo Shimozono, Yasuyuki Umezaki, Seiji Goto, Seishiro Taniguchi, Satoshi Nojima,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) In this paper, we discuss high performance architecture that realizes biga-bit speed gateway. The architecture is composed of protocol engine, buffer-queuing system and shared memory type switch based on time division access. The feature of the architecture is that these component functions re closely coupled and they are arranged in pipeline. The requirements for architecture, solutions, and proposals will be discussed. And then description about experimental system and the results will be presented. The experimental system has capacity of 8 Gbps and can handle 1.65 Mega frame per second for each network port.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) gigabit-ethernet / router / header multiplexing / queuing unit
Paper # IN98-100,CQ98-42
Date of Issue

Conference Information
Committee CQ
Conference Date 1998/10/15(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Communication Quality (CQ)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A Study of High Speed Gateway
Sub Title (in English)
Keyword(1) gigabit-ethernet
Keyword(2) router
Keyword(3) header multiplexing
Keyword(4) queuing unit
1st Author's Name Ken-ichi Abiru
1st Author's Affiliation Ultra-high Speed Network and Computer Technology Laboratories()
2nd Author's Name Yoshitomo Shimozono
2nd Author's Affiliation Ultra-high Speed Network and Computer Technology Laboratories
3rd Author's Name Yasuyuki Umezaki
3rd Author's Affiliation Ultra-high Speed Network and Computer Technology Laboratories
4th Author's Name Seiji Goto
4th Author's Affiliation Ultra-high Speed Network and Computer Technology Laboratories
5th Author's Name Seishiro Taniguchi
5th Author's Affiliation Ultra-high Speed Network and Computer Technology Laboratories
6th Author's Name Satoshi Nojima
6th Author's Affiliation Ultra-high Speed Network and Computer Technology Laboratories
Date 1998/10/15
Paper # IN98-100,CQ98-42
Volume (vol) vol.98
Number (no) 330
Page pp.pp.-
#Pages 8
Date of Issue