| Presentation | 1998/7/13 Three-Level Three-Phase Voltage-Source Inverter with Auxiliary Resonant DC-Link Circuits and Its Novel Pulse Patterns Y Matsumoto, M Nakaoka, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | This paper presents operating principles of three-level three-phase voltage-source inverter with auxiliary resonant dc-link circuits and proposes unique pulse patterns, which can reduce the switching losses and conduction losses.In addition, the effectiveness of this new pulse pattern modulation is proved as compared with conventional pulse patterns. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Three-level three-phase voltage-fed inverter / Auxiliary resonant dc-link circuit / ZVS / Instantaneous space voltage vector modulation / Digital optimum typel servo controller / New pulse pattern modulation |
| Paper # | EE98-20 |
| Date of Issue |
| Conference Information | |
| Committee | EE |
|---|---|
| Conference Date | 1998/7/13(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Energy Engineering in Electronics and Communications (EE) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Three-Level Three-Phase Voltage-Source Inverter with Auxiliary Resonant DC-Link Circuits and Its Novel Pulse Patterns |
| Sub Title (in English) | |
| Keyword(1) | Three-level three-phase voltage-fed inverter |
| Keyword(2) | Auxiliary resonant dc-link circuit |
| Keyword(3) | ZVS |
| Keyword(4) | Instantaneous space voltage vector modulation |
| Keyword(5) | Digital optimum typel servo controller |
| Keyword(6) | New pulse pattern modulation |
| 1st Author's Name | Y Matsumoto |
| 1st Author's Affiliation | Department of Electrical and Electronics Engineering, Yamaguchi University() |
| 2nd Author's Name | M Nakaoka |
| 2nd Author's Affiliation | Department of Electrical and Electronics Engineering, Yamaguchi University |
| Date | 1998/7/13 |
| Paper # | EE98-20 |
| Volume (vol) | vol.98 |
| Number (no) | 172 |
| Page | pp.pp.- |
| #Pages | 8 |
| Date of Issue | |