| Presentation | 2001/12/10 Study of Large-scale Muti-protocol STP Hardware Architecture Keiichi IKEDA, Takeshi OGAWA, Shiro MIZUNO, Hideo SHIMBO, Tadahiko DOBASHI, Takeshi AKAIKE, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | We have developed a large-scale multi-protocol STP(MSTP) to handle the growth of common channel signalling traffic accompanying more diversified and advanced communication services. MSTP can perform high-speed and multi-protocol processing by supporting an ATM signalling protocol in addition to common channel signalling system No.7, has greater capacity through a high degree of multiplexing, and is achieved very cost effectively because it utilizes many of techniques established in already developed switching systems. In this paper, we report the study of our MSTP's hardware architecture and flow control method, then propose methods for connecting to international ne tworks and VoIP networks as further studies on additional multi-protocol processing. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | STP / common channel signalling system / multi-protocols / multiplexing / hardware architecture |
| Paper # | NS2001-176,PS2001-42 |
| Date of Issue |
| Conference Information | |
| Committee | NS |
|---|---|
| Conference Date | 2001/12/10(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Network Systems(NS) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Study of Large-scale Muti-protocol STP Hardware Architecture |
| Sub Title (in English) | |
| Keyword(1) | STP |
| Keyword(2) | common channel signalling system |
| Keyword(3) | multi-protocols |
| Keyword(4) | multiplexing |
| Keyword(5) | hardware architecture |
| 1st Author's Name | Keiichi IKEDA |
| 1st Author's Affiliation | NTT Network Systems Laboratories, NTT Corporation() |
| 2nd Author's Name | Takeshi OGAWA |
| 2nd Author's Affiliation | NTT Network Systems Laboratories, NTT Corporation |
| 3rd Author's Name | Shiro MIZUNO |
| 3rd Author's Affiliation | NTT Network Systems Laboratories, NTT Corporation |
| 4th Author's Name | Hideo SHIMBO |
| 4th Author's Affiliation | NTT Network Systems Laboratories, NTT Corporation |
| 5th Author's Name | Tadahiko DOBASHI |
| 5th Author's Affiliation | NTT Network Systems Laboratories, NTT Corporation |
| 6th Author's Name | Takeshi AKAIKE |
| 6th Author's Affiliation | NTT Network Systems Laboratories, NTT Corporation |
| Date | 2001/12/10 |
| Paper # | NS2001-176,PS2001-42 |
| Volume (vol) | vol.101 |
| Number (no) | 508 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |