Presentation 2001/4/6
Task Generation Method in Parallelizing Compiler Toolkit
Koichi Asakura, Keiji Miura, Toyohide Watanabe,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Recently, the computer cluster environment is widely adopted and the parallel processing environment is arranged generally. In order to achieve the parallel processing on such an environment easily, the usability of parallelizing compilers is an important factor. We have already proposed the parallelizing compiler toolkit which supports developing parallelizing compilers for various application programs on various fields. In this paper, we describe the processor allocation method with the environmental parameters in the parallelizing compiler toolkit. In our processor allocation method, the run-time behavior of program is analyzed based on LogPQ model which is driven by the environmental parameters. In this analysis, the parallelism of program is extracted, and also the inter-task communnication overhead is calculated. Thus, users can get tasks which are suitable to their run-time environments.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) processor allocation / parallelizing compiler toolkit / LogPQ model
Paper # CPSY2001-5,FTS2001-5
Date of Issue

Conference Information
Committee CPSY
Conference Date 2001/4/6(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Computer Systems (CPSY)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Task Generation Method in Parallelizing Compiler Toolkit
Sub Title (in English)
Keyword(1) processor allocation
Keyword(2) parallelizing compiler toolkit
Keyword(3) LogPQ model
1st Author's Name Koichi Asakura
1st Author's Affiliation Department of Information Engineering, Graduate School of Engineering, Nagoya University()
2nd Author's Name Keiji Miura
2nd Author's Affiliation Department of Information Engineering, Graduate School of Engineering, Nagoya University
3rd Author's Name Toyohide Watanabe
3rd Author's Affiliation Department of Information Engineering, Graduate School of Engineering, Nagoya University
Date 2001/4/6
Paper # CPSY2001-5,FTS2001-5
Volume (vol) vol.101
Number (no) 2
Page pp.pp.-
#Pages 8
Date of Issue