Presentation 1995/4/28
Design and Rapid System Prototyping of the Educational RISC Microprocessor DLX-FPGA
Kouji Inoue, Kenichi Nakagaki, Masahide Ouchi, Morihiro Kuga, Toshinori Sueyoshi,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) We developed the DLX-FPGA which installed the FP/integer multiply unit and the FP/integer divider unit. The DLX-FPGA is an educational microprocessor utilizing reconfigurable FPGAs which aimed at the advanced computer architecture and system design education. Furthermore, we performed the rapid system prototyping of the DLX-FPGA using a print, circuit, board which can be reconfigured its connections in short period. In this paper, we describe the specification of the DLX-FPGA, and its experimental designs using schematic editor or hardware description language as their design entries. We also describe an environment of rapid system prototyping using multiple FPGAs and the instance of its implementation.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) rapid system prototyping / microprocessor / FPGA / hardware description language
Paper #
Date of Issue

Conference Information
Committee CPSY
Conference Date 1995/4/28(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Computer Systems (CPSY)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Design and Rapid System Prototyping of the Educational RISC Microprocessor DLX-FPGA
Sub Title (in English)
Keyword(1) rapid system prototyping
Keyword(2) microprocessor
Keyword(3) FPGA
Keyword(4) hardware description language
1st Author's Name Kouji Inoue
1st Author's Affiliation Department of Artificial Intelligence, Kyushu Institute of Technology()
2nd Author's Name Kenichi Nakagaki
2nd Author's Affiliation Department of Artificial Intelligence, Kyushu Institute of Technology
3rd Author's Name Masahide Ouchi
3rd Author's Affiliation Department of Artificial Intelligence, Kyushu Institute of Technology
4th Author's Name Morihiro Kuga
4th Author's Affiliation Center for Microelectronic Systems, Kyushu Institute of Technology
5th Author's Name Toshinori Sueyoshi
5th Author's Affiliation Department of Artificial Intelligence, Kyushu Institute of Technology
Date 1995/4/28
Paper #
Volume (vol) vol.95
Number (no) 21
Page pp.pp.-
#Pages 8
Date of Issue