Presentation 2003/1/28
Multiple Valued Hopfield Network Using Single-Electron Circuits
Takahide OYA, Takashi YAMADA, Tetusya ASAI, Yoshihito AMEMIYA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) We propose the method of implementing the multiple-valued Hopfield network on electronic circuits using the single-electron circuit technology. The single-electron circuit shows quantized behavior in its operation owing to the Coulomb blockade effect in electron tunneling, so the operation of the multiple-valued Hopfield network can be implemented easily by the use of single-electron circuits. We propose a single-electron neuron circuit that can produce a staircase transfer function required for the multiple-valued neuron, and also proposes a method of constructing multiple-valued Hopfield networks by combining the neuron circuits. We design a sample network that implements a problem instance of the quadratic integer optimization. It is shown, by computer simulation, that the sample network can converge to the minimum energy state that represents the correct solution to the problem.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Hopfield network / Combinatorial optimization problem / Single-electron tunneling / Multiple-valued logic
Paper # NC2002-122
Date of Issue

Conference Information
Committee NC
Conference Date 2003/1/28(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Neurocomputing (NC)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Multiple Valued Hopfield Network Using Single-Electron Circuits
Sub Title (in English)
Keyword(1) Hopfield network
Keyword(2) Combinatorial optimization problem
Keyword(3) Single-electron tunneling
Keyword(4) Multiple-valued logic
1st Author's Name Takahide OYA
1st Author's Affiliation Department of Electrical Engineering, Hokkaido University()
2nd Author's Name Takashi YAMADA
2nd Author's Affiliation Department of Electrical Engineering, Hokkaido University
3rd Author's Name Tetusya ASAI
3rd Author's Affiliation Department of Electrical Engineering, Hokkaido University
4th Author's Name Yoshihito AMEMIYA
4th Author's Affiliation Department of Electrical Engineering, Hokkaido University
Date 2003/1/28
Paper # NC2002-122
Volume (vol) vol.102
Number (no) 628
Page pp.pp.-
#Pages 6
Date of Issue