Presentation 2004-07-21
Construction of DPA Leakage Model and Evaluation by Logic Simulation
Minoru SAEKI, Daisuke SUZUKI, Tetsuya ICHIKAWA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Differential Power Analysis(DPA) is a techinique that analyzes the secret information in the code device based on minute electric power change according to data. In this paper, we consider about the cause where the information that enables analysis of secret information by DPA occurs, especially in CMOS device, and construct DPA leakage model. Moreover, we propose the DPA evaluation technique using logic simulation, which efficiently evaluates the presence of DPA leakage at the upstream stage of design.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) DPA / CMOS / Transition Probability / Logic Simulation
Paper # ISEC2004-57
Date of Issue

Conference Information
Committee ISEC
Conference Date 2004/7/14(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Information Security (ISEC)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Construction of DPA Leakage Model and Evaluation by Logic Simulation
Sub Title (in English)
Keyword(1) DPA
Keyword(2) CMOS
Keyword(3) Transition Probability
Keyword(4) Logic Simulation
1st Author's Name Minoru SAEKI
1st Author's Affiliation Mitsubishi Electric Corporation, Information Technology R&D Center()
2nd Author's Name Daisuke SUZUKI
2nd Author's Affiliation Mitsubishi Electric Corporation, Information Technology R&D Center
3rd Author's Name Tetsuya ICHIKAWA
3rd Author's Affiliation Mitsubishi Electric Engineering Company Limited, Kamakura Office
Date 2004-07-21
Paper # ISEC2004-57
Volume (vol) vol.104
Number (no) 200
Page pp.pp.-
#Pages 8
Date of Issue