Presentation 2003/6/20
RTL Design for High Throughput Pipelined CMA Adaptive Equalizer
Masashi MIZUNO, James OKELLO, Hiroshi OCHI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) Due to high rate of data transmission associated with current mobile communication systems, it has become necessary to perform high-speed equalization of received signal. This is essentially due to inter-symbol interference (ISI), which is likely to occur at such high rates of data transmission, when the signal experiences multi-path transmission. However, in conventional equalizers which in most cases utilize finite impulse response (FIR) filter, throughput decreases as complexity of adaptive algorithm increases. In order to avoid this, several pipelined architectures have been proposed. Whereas this has been the case, pipelined architecture for blind adaptive algorithms has not been investigated. In this paper, we propose a pipelined architecture for Multi-level Modified Constant Modulus Algorithm (MMCMA), which is one of the blind adaptive algorithms. We also implement a Register Transfer Level (RTL) model of the proposed architecture and verify the improvement in performance.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Equalizer / CMA / RTL
Paper # DSP2003-70
Date of Issue

Conference Information
Committee DSP
Conference Date 2003/6/20(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Digital Signal Processing (DSP)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) RTL Design for High Throughput Pipelined CMA Adaptive Equalizer
Sub Title (in English)
Keyword(1) Equalizer
Keyword(2) CMA
Keyword(3) RTL
1st Author's Name Masashi MIZUNO
1st Author's Affiliation RD Division, Nagano Japan Radio Co.,()
2nd Author's Name James OKELLO
2nd Author's Affiliation Faculty of Computer Science and Systems Engineering, Kyushu Institute of Technology
3rd Author's Name Hiroshi OCHI
3rd Author's Affiliation Faculty of Computer Science and Systems Engineering, Kyushu Institute of Technology
Date 2003/6/20
Paper # DSP2003-70
Volume (vol) vol.103
Number (no) 147
Page pp.pp.-
#Pages 6
Date of Issue