Presentation 2003/1/9
Interference Power Estimation Scheme for Multilevel Transmit Power Control in 1-cell Reuse OFDM/TDMA systems
Yomoaki YOSHIKI, Seiichi SAMPEI, Norihiko MORINAGA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) This paper proposes an interference power estimation scheme fora multilevel transmit power control (MTPC) in one-cell reuse OFDM/TDMA systems. In the proposed system, MTPC is employed to avoid transmisison quality degradation due to intercell interference for each subchannel in one-cell reuse OFDM/TDMA systems. Moreover, to estimate received SINR and to control modulation parameters for each subcarrier correctly, an interference plus noise power is detected from received singnals. Computer simulation com firms that the proposed system can achieve high throughput performances under multi-cell environment with intercell interferences.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Interference power estimation / Multilevel transmit power control / One-cell reuse OFDM-TDMA systems
Paper # DSP2002-171,SAT2002-121,RCS2002-240
Date of Issue

Conference Information
Committee DSP
Conference Date 2003/1/9(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Digital Signal Processing (DSP)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Interference Power Estimation Scheme for Multilevel Transmit Power Control in 1-cell Reuse OFDM/TDMA systems
Sub Title (in English)
Keyword(1) Interference power estimation
Keyword(2) Multilevel transmit power control
Keyword(3) One-cell reuse OFDM-TDMA systems
1st Author's Name Yomoaki YOSHIKI
1st Author's Affiliation Graduate School of Engineering,Osaka University()
2nd Author's Name Seiichi SAMPEI
2nd Author's Affiliation Graduate School of Engineering,Osaka University
3rd Author's Name Norihiko MORINAGA
3rd Author's Affiliation Graduate School of Engineering,Osaka University
Date 2003/1/9
Paper # DSP2002-171,SAT2002-121,RCS2002-240
Volume (vol) vol.102
Number (no) 544
Page pp.pp.-
#Pages 6
Date of Issue