Presentation 2003/11/15
Design and Performance Analysis of MIMO Communication Systems with Tapped Delay Line Structure in Transmitter and Receiver Sides
Tetsuki TANIGUCHI, Huy Hoang PHAM, Xuan Nam TRAN, Yoshio KARASAWA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) This paper presents a simple method of the maximum SINR (Signal to Interference plus Noise Ratio) design of MIMO (Multiple Input Multiple Output) communication system using TDL (Tapped Delay Line) structure both in transmitter and receiver sides. The performance of MIMO systems using the proposed design approach in investigated through computer simulations, and it is demonstrated that, though it requires high computational cost, the TDL structure brings high ability to mitigate the influence of frequency selective fading, particularly when the duration of the delay profile is long. Moreover, the experimental results show that the equable distribution of the resources (weights and delay units) to both arrays is better choice than the concentration of them to one side of the transmitter or receiver.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) MIMO / maximum ratio combining / frequency selective fading / spatio-temporal processing / tapped delay line
Paper # A・P2003-213,RCS2003-219
Date of Issue

Conference Information
Committee AP
Conference Date 2003/11/15(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Antennas and Propagation (A・P)
Language ENG
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Design and Performance Analysis of MIMO Communication Systems with Tapped Delay Line Structure in Transmitter and Receiver Sides
Sub Title (in English)
Keyword(1) MIMO
Keyword(2) maximum ratio combining
Keyword(3) frequency selective fading
Keyword(4) spatio-temporal processing
Keyword(5) tapped delay line
1st Author's Name Tetsuki TANIGUCHI
1st Author's Affiliation Department of Electronic Engineering, The University of Electro-Communications()
2nd Author's Name Huy Hoang PHAM
2nd Author's Affiliation Department of Electronic Engineering, The University of Electro-Communication
3rd Author's Name Xuan Nam TRAN
3rd Author's Affiliation Department of Electronic Engineering, The University of Electro-Communications
4th Author's Name Yoshio KARASAWA
4th Author's Affiliation Department of Electronic Engineering, The University of Electro-Communications
Date 2003/11/15
Paper # A・P2003-213,RCS2003-219
Volume (vol) vol.103
Number (no) 458
Page pp.pp.-
#Pages 6
Date of Issue