Presentation 2003/2/28
Low Power All Digital Full Duplex Wireless Modem LSI
Yuki SAKAI, Hiroyuki NAKASE, Kazuo TSUBOUCHI,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) We have proposed and implemented all digital wireless modem using Si CMOS process. All components of the proposed modem have been utilized digital logic CMOS gates. The divided clock has been employed as a carrier of proposed all digital wireless modem. BPSK modulator can be constructed using clock divider and Ex-OR gate. BPSK demodulator can be constructed using shift-registers and Ex-OR gate. The performance of the implemented modem using FPGA has been measured. The degradation from theoretical limit of differential BPSK has been confirmed to be less than 0.6dB at the BER of 10^<-3>. The power consumption of the fabricated LSI using 0.25μm CMOS has been confirmed to be less than 50mW at the clock frequency of 280MHz. In this paper, we have proposed and implemented synchronization circuit for the All Digital Wireless Modem only using digital logic gates. The measured FER with the proposed circuit has been confirmed to be less than 10^<-6> when the clock difference between transmitter and receiver is less than 12ppm.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) All Digital Modem / Delimiting / Frame Error Rate
Paper # SST2002-145,A・P2002-244,RCS2002-361,MoMuC2002-170,MW2002-252
Date of Issue

Conference Information
Committee AP
Conference Date 2003/2/28(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Antennas and Propagation (A・P)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Low Power All Digital Full Duplex Wireless Modem LSI
Sub Title (in English)
Keyword(1) All Digital Modem
Keyword(2) Delimiting
Keyword(3) Frame Error Rate
1st Author's Name Yuki SAKAI
1st Author's Affiliation Research Institute of Electrical Communication, Tohoku University()
2nd Author's Name Hiroyuki NAKASE
2nd Author's Affiliation Research Institute of Electrical Communication, Tohoku University
3rd Author's Name Kazuo TSUBOUCHI
3rd Author's Affiliation Research Institute of Electrical Communication, Tohoku University
Date 2003/2/28
Paper # SST2002-145,A・P2002-244,RCS2002-361,MoMuC2002-170,MW2002-252
Volume (vol) vol.102
Number (no) 673
Page pp.pp.-
#Pages 6
Date of Issue