Presentation 2002/6/20
Adaptive Array Antenna Experimental System based on FPGAs and its evaluation through implementation of MRC beamformer
Minseok KIM, Koichi ICHIGE, Hiroyuki ARAI, Koichi TSUNEKAWA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) This paper introduces the evaluation system developed for adaptive array antenna technologies improving the former system. This system is designed with DSP processor based on FPGAs (Field Programmable Gate Array) for real-time parallel processing. It incorporates high performance and high density FPGAs, which enables the complex logics of adaptive antenna signal processing. This system also provides IF sampling and digital down conversion function in realtime, which are key features of software defined radio. This paper presents the design concept and features in detail. In addition, for the operation verification, Maximum Ratio Combining (MRC) beamformer is implemented on this system and simple experiment is performed. In this paper, its hardware configuration and FPGA-based DSP implementation are described
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Adaptive Antenna / FPGA / DSP / Maximal Ratio Combiner / Digital Beamforming / software defined radio
Paper # AP2002-38
Date of Issue

Conference Information
Committee AP
Conference Date 2002/6/20(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Antennas and Propagation (A・P)
Language ENG
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Adaptive Array Antenna Experimental System based on FPGAs and its evaluation through implementation of MRC beamformer
Sub Title (in English)
Keyword(1) Adaptive Antenna
Keyword(2) FPGA
Keyword(3) DSP
Keyword(4) Maximal Ratio Combiner
Keyword(5) Digital Beamforming
Keyword(6) software defined radio
1st Author's Name Minseok KIM
1st Author's Affiliation Yokohama National University()
2nd Author's Name Koichi ICHIGE
2nd Author's Affiliation Yokohama National University
3rd Author's Name Hiroyuki ARAI
3rd Author's Affiliation Yokohama National University
4th Author's Name Koichi TSUNEKAWA
4th Author's Affiliation NTT DoCoMo Inc.
Date 2002/6/20
Paper # AP2002-38
Volume (vol) vol.102
Number (no) 146
Page pp.pp.-
#Pages 6
Date of Issue