Presentation 2003/6/27
A Negative Voltage Generator Circuit Using a Ferroelectric Capacitor for Low-voltage Supply
Kenji TOYODA, Michihito UEDA, Takashi OHTSUKA, Kiyoshi MORIMOTO, Kiyoyuki MORITA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) We propose a novel voltage generator circuit using a ferroelectric capacitor. This circuit outputs the negative voltage that is generated at the connected node of the in-series circuit with a ferroelectric capacitor and a dielectric capacitor, and it can convert a positive input voltage into a negative output voltage. We evaluated the circuit's performance characteristics using the circuit simulator (SPICE) and demonstrated its circuit operation using an experimental circuit. And, we quantify the specification of the ferroelectric material that is required to output high voltage under the low-voltage supply. It is thought that its circuit is suitable for reducing the standby leakage current of MOS transistors.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) ferroelectric capacitor / negative voltage / MOS transistor / voltage efficiency / leakage current
Paper # OME2003-43
Date of Issue

Conference Information
Committee OME
Conference Date 2003/6/27(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Organic Material Electronics (OME)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A Negative Voltage Generator Circuit Using a Ferroelectric Capacitor for Low-voltage Supply
Sub Title (in English)
Keyword(1) ferroelectric capacitor
Keyword(2) negative voltage
Keyword(3) MOS transistor
Keyword(4) voltage efficiency
Keyword(5) leakage current
1st Author's Name Kenji TOYODA
1st Author's Affiliation Advanced Technology Research Laboratories, Matsushita Electric Industrial Co. Ltd.()
2nd Author's Name Michihito UEDA
2nd Author's Affiliation Advanced Technology Research Laboratories, Matsushita Electric Industrial Co. Ltd.
3rd Author's Name Takashi OHTSUKA
3rd Author's Affiliation Advanced Technology Research Laboratories, Matsushita Electric Industrial Co. Ltd.
4th Author's Name Kiyoshi MORIMOTO
4th Author's Affiliation Advanced Technology Research Laboratories, Matsushita Electric Industrial Co. Ltd.
5th Author's Name Kiyoyuki MORITA
5th Author's Affiliation Process Technology Center, Semiconductor Company, Matsushita Electric Industrial Co. Ltd.
Date 2003/6/27
Paper # OME2003-43
Volume (vol) vol.103
Number (no) 170
Page pp.pp.-
#Pages 6
Date of Issue