| Presentation | 2004/5/20 Integer Divider Using Absolute Value Computaticn of Redundant Binary Numbers Shunsuke KADOWAKI, Naofumi TAKAGI, Kazuyoshi TAKAGI, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | A new integer divider based on non-restoring division algorithm is proposed. Each partial remainder is expressed with the redundant binary number. While calculating the absolute value, the sign of the partial remainder is also calculated. Each digit of the quotient is determined sequentially from the most significant digit using the sign. It only takes O(n) to calculate n-bit quotient and n-bit remainder from n-bit dividend and n-bit divisor. The combinational circuit based on the proposed algorithm is realized as integer divider which outputs 32-bit quotient and 32-bit remainder from 32-bit dividend and 32-bit divisor. When it is compared with combinational circuit using ripple carry adders, delay decreased about 65%. When combinational circuit based on the proposed algorithm is compared with non-restoring integer divider using carry lookahead adders, delay decreased about 25%. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Integer Division / Redundant Binary Numbers / Absolute Value Computation |
| Paper # | VLD2004-3 |
| Date of Issue |
| Conference Information | |
| Committee | VLD |
|---|---|
| Conference Date | 2004/5/20(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | VLSI Design Technologies (VLD) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Integer Divider Using Absolute Value Computaticn of Redundant Binary Numbers |
| Sub Title (in English) | |
| Keyword(1) | Integer Division |
| Keyword(2) | Redundant Binary Numbers |
| Keyword(3) | Absolute Value Computation |
| 1st Author's Name | Shunsuke KADOWAKI |
| 1st Author's Affiliation | Department of Information Engineering, Graduate School of Information Science, Nagoya University() |
| 2nd Author's Name | Naofumi TAKAGI |
| 2nd Author's Affiliation | Department of Information Engineering, Graduate School of Information Science, Nagoya University |
| 3rd Author's Name | Kazuyoshi TAKAGI |
| 3rd Author's Affiliation | Department of Information Engineering, Graduate School of Information Science, Nagoya University |
| Date | 2004/5/20 |
| Paper # | VLD2004-3 |
| Volume (vol) | vol.104 |
| Number (no) | 78 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |