講演名 2003/5/9
Variable Pipeline Depth Processor for Energy Efficient Systems
,
PDFダウンロードページ PDFダウンロードページへ
抄録(和)
抄録(英) This paper presents a variable pipeline depth processor, which can dynamically adjust its pipeline depth and operating voltage at run-time, we call dynamic pipeline and voltage scaling (DPVS), depending on the workload characteristics under timing constraints. The advantage of adjusting pipeline depth is that it can eliminate the useless energy dissipation of the additional stalls, or NOPs and wrong-path instructions which would increase as the pipeline depth grow deeper in excess of the inherent parallelism. Although dynamic voltage scaling (DVS) is a very effective technique in itself for reducing energy dissipation, lowering supply voltage also causes performance degradation. By combining with dynamic pipeline scaling (DPS), it would be possible to retain performance at required level while reducing energy dissipation much further. Experimental results show the effectiveness of our DPVS approach for a variety of benchmarks, reducing total energy dissipation by up to 40.4% with an average of 21.4% without any effect on performance, compared with a processor using only DVS.
キーワード(和)
キーワード(英) Energy Efficient Design / Variable Pipeline Depth / Dynamic Pipeline and Voltage Scaling / Optimal Pipelining
資料番号 VLD2003-10
発行日

研究会情報
研究会 VLD
開催期間 2003/5/9(から1日開催)
開催地(和)
開催地(英)
テーマ(和)
テーマ(英)
委員長氏名(和)
委員長氏名(英)
副委員長氏名(和)
副委員長氏名(英)
幹事氏名(和)
幹事氏名(英)
幹事補佐氏名(和)
幹事補佐氏名(英)

講演論文情報詳細
申込み研究会 VLSI Design Technologies (VLD)
本文の言語 ENG
タイトル(和)
サブタイトル(和)
タイトル(英) Variable Pipeline Depth Processor for Energy Efficient Systems
サブタイトル(和)
キーワード(1)(和/英) / Energy Efficient Design
第 1 著者 氏名(和/英) / Akihiko Hyodo
第 1 著者 所属(和/英)
Department of Computer Science and Communication Engineering, Kyushu University
発表年月日 2003/5/9
資料番号 VLD2003-10
巻番号(vol) vol.103
号番号(no) 41
ページ範囲 pp.-
ページ数 6
発行日