Presentation 2002/11/21
Development of Cable Modem based on DOCSIS 1.1 : Investigation of architecture for error detection code generation in MAC Upstream Operation
Tatsuji Ishii, Machiya Kumazawa, Toshihiko Fukuoka, Hiroyuki Senda, Takehiro Kamada,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) We investigated the architecture of MAC (Media Access Control) upstream hardware for the generation of all kinds of error detection codes, which are specified as the part of Frame Format in MAC layer by DOCSIS 1.1. The feature of this architecture is that code generation can be achieved on the process of Frame transmission operation, even when the transmission is carried out with fragmented frames or with plural SIDs, to include no memory and share the circuits for common calculating operations. This paper reports the details and effects of this architecture which realized large scale reduction of the circuits.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Cable Modem / DOCSIS / Upstream / HCS / CRC / Fragment
Paper # VLD2002-106
Date of Issue

Conference Information
Committee VLD
Conference Date 2002/11/21(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To VLSI Design Technologies (VLD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Development of Cable Modem based on DOCSIS 1.1 : Investigation of architecture for error detection code generation in MAC Upstream Operation
Sub Title (in English)
Keyword(1) Cable Modem
Keyword(2) DOCSIS
Keyword(3) Upstream
Keyword(4) HCS
Keyword(5) CRC
Keyword(6) Fragment
1st Author's Name Tatsuji Ishii
1st Author's Affiliation CE System LSI Development Center, Corporate Semiconductor Development Division, Matsushita Electric Industrial Co., Ltd.()
2nd Author's Name Machiya Kumazawa
2nd Author's Affiliation CE System LSI Development Center, Corporate Semiconductor Development Division, Matsushita Electric Industrial Co., Ltd.
3rd Author's Name Toshihiko Fukuoka
3rd Author's Affiliation CE System LSI Development Center, Corporate Semiconductor Development Division, Matsushita Electric Industrial Co., Ltd.
4th Author's Name Hiroyuki Senda
4th Author's Affiliation CE System LSI Development Center, Corporate Semiconductor Development Division, Matsushita Electric Industrial Co., Ltd.
5th Author's Name Takehiro Kamada
5th Author's Affiliation CE System LSI Development Center, Corporate Semiconductor Development Division, Matsushita Electric Industrial Co., Ltd.
Date 2002/11/21
Paper # VLD2002-106
Volume (vol) vol.102
Number (no) 476
Page pp.pp.-
#Pages 6
Date of Issue