Presentation 2004/5/14
An Ultralow-Power Fingerprint Sensing Circuit Scheme for a Single-Chip Fingerprint Sensor/Identifier
Hiroki MORIMURA, Toshishige SHIMAMURA, Koji FUJII, Satoshi SHIGEMATSU, Yukio OKAZAKI, Katsuyuki MACHIDA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) A zero-sink-current Schmitt trigger and a window-flexible counting circuit are proposed for low-power and adjustable sensing of a single-chip fingerprint sensor/identifier LSI (FIL). The Schmitt trigger used for A/D conversion dramatically reduces the power dissipation, and the counting circuit used for evaluation of the image quality enhances the adjustability of fingerprint sensing. The proposed techniques were evaluated on the chip implemented in the 0.25μm CMOS and our sensor processes. The scheme achieved the ultralow-power sensing of 6.4μW/frame, which is 1/1500 that of a conventional chip, while the sensing adjustability is enhanced. This confirms the effectiveness of the ultralow-power fingerprint sensing circuit scheme suitable for a single-chip fingerprint sensor/identifier.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Fingerprint sensor/identifier / Fingerprint sensing / Schmitt trigger / Counting circuit / Low power / Flexibility
Paper # ICD2004-30
Date of Issue

Conference Information
Committee ICD
Conference Date 2004/5/14(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Integrated Circuits and Devices (ICD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) An Ultralow-Power Fingerprint Sensing Circuit Scheme for a Single-Chip Fingerprint Sensor/Identifier
Sub Title (in English)
Keyword(1) Fingerprint sensor/identifier
Keyword(2) Fingerprint sensing
Keyword(3) Schmitt trigger
Keyword(4) Counting circuit
Keyword(5) Low power
Keyword(6) Flexibility
1st Author's Name Hiroki MORIMURA
1st Author's Affiliation NTT Microsystem Integration Laboratories()
2nd Author's Name Toshishige SHIMAMURA
2nd Author's Affiliation NTT Microsystem Integration Laboratories
3rd Author's Name Koji FUJII
3rd Author's Affiliation NTT Microsystem Integration Laboratories
4th Author's Name Satoshi SHIGEMATSU
4th Author's Affiliation NTT Microsystem Integration Laboratories
5th Author's Name Yukio OKAZAKI
5th Author's Affiliation NTT Microsystem Integration Laboratories
6th Author's Name Katsuyuki MACHIDA
6th Author's Affiliation NTT Microsystem Integration Laboratories
Date 2004/5/14
Paper # ICD2004-30
Volume (vol) vol.104
Number (no) 67
Page pp.pp.-
#Pages 6
Date of Issue