| Presentation | 2004/9/3 Security of Integrated Circuits : Immunity Against Tampering by Using Failure Analysis Techniques (I) : How Failure Analysis Techniques Reduce Tampering Immunity of LSIs Shigeru NAKAJIMA, Tadashi SHIBATA, Atsuhiro YAMAGISHI, Tsutomu MATSMOTO, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | It is shown that security information, such as an ID code and cryptographic processing procedures, stored in a LSI may be read by making free use of current failure analysis techniques. For example, the ID code stored in a flash memory and/or a mask ROM in the LSI can be read by applying the suitable failure analysis techniques, such as OBIC and circuit rerouting by FIB. Moreover, cryptograms with very high level encryption methods may be also read by performing reverse engineering of the encryption circuits and successive analysis of its functional operation. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Integrated circuit / LSI / security / tampering immunity / failure analysis / decription / IC card / memory |
| Paper # | ICD2004-105 |
| Date of Issue |
| Conference Information | |
| Committee | ICD |
|---|---|
| Conference Date | 2004/9/3(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Integrated Circuits and Devices (ICD) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | Security of Integrated Circuits : Immunity Against Tampering by Using Failure Analysis Techniques (I) : How Failure Analysis Techniques Reduce Tampering Immunity of LSIs |
| Sub Title (in English) | |
| Keyword(1) | Integrated circuit |
| Keyword(2) | LSI |
| Keyword(3) | security |
| Keyword(4) | tampering immunity |
| Keyword(5) | failure analysis |
| Keyword(6) | decription |
| Keyword(7) | IC card |
| Keyword(8) | memory |
| 1st Author's Name | Shigeru NAKAJIMA |
| 1st Author's Affiliation | Van Partners Corporation() |
| 2nd Author's Name | Tadashi SHIBATA |
| 2nd Author's Affiliation | School of Frontier Sciences, University of Tokyo |
| 3rd Author's Name | Atsuhiro YAMAGISHI |
| 3rd Author's Affiliation | Information-Technology Promotion Agency |
| 4th Author's Name | Tsutomu MATSMOTO |
| 4th Author's Affiliation | Graduate School of Environment and Information Sciences, Yokohama National University |
| Date | 2004/9/3 |
| Paper # | ICD2004-105 |
| Volume (vol) | vol.104 |
| Number (no) | 288 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |