Presentation 2004/8/12
A Mixed-Signal VLSI for Real-Time Generation of Edge-Based Image Vectors
Hideo YAMASAKI, Masakazu YAGI, Tadashi SHIBATA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) A mixed-signal image filtering VLSI has been developed aiming at real-time generation of edge-based image vectors for robust image recognition. A four-stage asynchronous median detection architecture based on analog digital mixed-signal circuits has been introduced to determine the threshold value of edge detection, the key processing parameter in vector generation. As a result, a fully seamless pipeline processing from threshold detection to edge feature map generation has been established. A prototype chip was designed in a 0.35-μm three-metal-layer CMOS technology and the concept was verified by the fabricated chip. The chip generates a 64-dimension feature vector from a 64x64-pixel gray scale image every 80usec. This is about 10^4 times faster than the software computation, making a real-time image recognition system feasible.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) Image Representations / Image Recognition / Analog VLSI / Median Filter / Characteristic Vector / Visual Processing
Paper # SDM2004-128,ICD2004-70
Date of Issue

Conference Information
Committee ICD
Conference Date 2004/8/12(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Integrated Circuits and Devices (ICD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) A Mixed-Signal VLSI for Real-Time Generation of Edge-Based Image Vectors
Sub Title (in English)
Keyword(1) Image Representations
Keyword(2) Image Recognition
Keyword(3) Analog VLSI
Keyword(4) Median Filter
Keyword(5) Characteristic Vector
Keyword(6) Visual Processing
1st Author's Name Hideo YAMASAKI
1st Author's Affiliation Department of Electronic Engineering, The University of Tokyo()
2nd Author's Name Masakazu YAGI
2nd Author's Affiliation Department of Orthodontics and Dentofacial Orthopedics, Osaka University
3rd Author's Name Tadashi SHIBATA
3rd Author's Affiliation Department of Frontier Informatics, The University of Tokyo
Date 2004/8/12
Paper # SDM2004-128,ICD2004-70
Volume (vol) vol.104
Number (no) 250
Page pp.pp.-
#Pages 6
Date of Issue