Presentation 2004/8/12
Dynamic CAM based on One-Hot-Spot Block Code for Use in Network Router
Satoru HANZAWA, Takeshi SAKATA, Kazuhiko KAJIGAYA, Riichiro TAKEMURA, Takayuki KAWAHARA,
PDF Download Page PDF download Page Link
Abstract(in Japanese) (See Japanese page)
Abstract(in English) With the aim of realizing large-scale and low-power CAMs for million-entry lookup in a network router, the authors have devised a one-hot-spot block code and developed three circuit techniques. The proposed code enables one word to store wider range of IP addresses than before and reduces the entry count to 48% on average. The first and second techniques, a hierarchical match-line structure and an on-chip entry compression/extraction scheme, can use the proposed code in our new CAM. The third technique, a search-depth control scheme, restricts activating unneeded search lines and reduces power consumption to 55%. The simulated waveforms show that the proposed CAM, using commodity DRAM technologies, performs a search operation within 6 ns.
Keyword(in Japanese) (See Japanese page)
Keyword(in English) CAM / Content Addressable Memory / Associative Memory / TCAM / Ternary CAM
Paper # SDM2004-120,ICD2004-62
Date of Issue

Conference Information
Committee ICD
Conference Date 2004/8/12(1days)
Place (in Japanese) (See Japanese page)
Place (in English)
Topics (in Japanese) (See Japanese page)
Topics (in English)
Chair
Vice Chair
Secretary
Assistant

Paper Information
Registration To Integrated Circuits and Devices (ICD)
Language JPN
Title (in Japanese) (See Japanese page)
Sub Title (in Japanese) (See Japanese page)
Title (in English) Dynamic CAM based on One-Hot-Spot Block Code for Use in Network Router
Sub Title (in English)
Keyword(1) CAM
Keyword(2) Content Addressable Memory
Keyword(3) Associative Memory
Keyword(4) TCAM
Keyword(5) Ternary CAM
1st Author's Name Satoru HANZAWA
1st Author's Affiliation Central Research Laboratory, Hitachi, Ltd.,()
2nd Author's Name Takeshi SAKATA
2nd Author's Affiliation Research & Development Group, Hitachi, Ltd.,
3rd Author's Name Kazuhiko KAJIGAYA
3rd Author's Affiliation Elpida Memory, Inc.,
4th Author's Name Riichiro TAKEMURA
4th Author's Affiliation Central Research Laboratory, Hitachi, Ltd.,
5th Author's Name Takayuki KAWAHARA
5th Author's Affiliation Central Research Laboratory, Hitachi, Ltd.,
Date 2004/8/12
Paper # SDM2004-120,ICD2004-62
Volume (vol) vol.104
Number (no) 250
Page pp.pp.-
#Pages 6
Date of Issue