| Presentation | 2004/4/16 A 4.5Mb Dynamic TCAM with Pipelined Hierarchical Searching and Shift Redundancy Architecture Futoshi IGAUE, Hideyuki NODA, Kazunari INOUE, Masayuki KUROIWA, Atsushi AMO, Atsushi HACHISUKA, Hans Jurgen Mattausch, Tetsushi KOIDE, Shinya SOEDA, Katsumi DOSAKA, Kazutami ARIMOTO, |
|---|---|
| PDF Download Page | PDF download Page Link |
| Abstract(in Japanese) | (See Japanese page) |
| Abstract(in English) | Ternary CAMs (TCAMs) are becoming increasingly important for realizing networking applications such as address classification or packet filtering. Unfortunately, conventional static TCAMs have three critical problems to be solved, such as (i) large chip size, (ii) much power dissipation, (iii) low yield caused by the lack of an efficient redundancy technique. In this paper, we propose a novel dynamic TCAM (DTCAM) with pipelined hierarchical searching (PHS) and shift redundancy architecture which significantly advances the state-of-the-art. |
| Keyword(in Japanese) | (See Japanese page) |
| Keyword(in English) | Ternary CAM / dynamic / pipelined hierarchical searching / redundancy circuit |
| Paper # | ICD2004-7 |
| Date of Issue |
| Conference Information | |
| Committee | ICD |
|---|---|
| Conference Date | 2004/4/16(1days) |
| Place (in Japanese) | (See Japanese page) |
| Place (in English) | |
| Topics (in Japanese) | (See Japanese page) |
| Topics (in English) | |
| Chair | |
| Vice Chair | |
| Secretary | |
| Assistant | |
| Paper Information | |
| Registration To | Integrated Circuits and Devices (ICD) |
|---|---|
| Language | JPN |
| Title (in Japanese) | (See Japanese page) |
| Sub Title (in Japanese) | (See Japanese page) |
| Title (in English) | A 4.5Mb Dynamic TCAM with Pipelined Hierarchical Searching and Shift Redundancy Architecture |
| Sub Title (in English) | |
| Keyword(1) | Ternary CAM |
| Keyword(2) | dynamic |
| Keyword(3) | pipelined hierarchical searching |
| Keyword(4) | redundancy circuit |
| 1st Author's Name | Futoshi IGAUE |
| 1st Author's Affiliation | Renesas Device Design Corporation() |
| 2nd Author's Name | Hideyuki NODA |
| 2nd Author's Affiliation | Renesas Technology Corporation |
| 3rd Author's Name | Kazunari INOUE |
| 3rd Author's Affiliation | Renesas Technology Corporation |
| 4th Author's Name | Masayuki KUROIWA |
| 4th Author's Affiliation | Renesas Device Design Corporation |
| 5th Author's Name | Atsushi AMO |
| 5th Author's Affiliation | Renesas Technology Corporation |
| 6th Author's Name | Atsushi HACHISUKA |
| 6th Author's Affiliation | Renesas Technology Corporation |
| 7th Author's Name | Hans Jurgen Mattausch |
| 7th Author's Affiliation | Research center for Nanodevices and systems, Hiroshima University |
| 8th Author's Name | Tetsushi KOIDE |
| 8th Author's Affiliation | Research center for Nanodevices and systems, Hiroshima University |
| 9th Author's Name | Shinya SOEDA |
| 9th Author's Affiliation | Renesas Technology Corporation |
| 10th Author's Name | Katsumi DOSAKA |
| 10th Author's Affiliation | Renesas Technology Corporation |
| 11th Author's Name | Kazutami ARIMOTO |
| 11th Author's Affiliation | Renesas Technology Corporation |
| Date | 2004/4/16 |
| Paper # | ICD2004-7 |
| Volume (vol) | vol.104 |
| Number (no) | 24 |
| Page | pp.pp.- |
| #Pages | 6 |
| Date of Issue | |